Your Location:
Home >
Browse articles >
GC bypass: decoupling GC from the flash translation layer to eliminate GC-induced long-tail latency inside SSD
Regular Papers | Updated:2026-02-11
    • GC bypass: decoupling GC from the flash translation layer to eliminate GC-induced long-tail latency inside SSD

      Enhanced Publication
    • 抑制固态硬盘垃圾回收长尾延迟的GC和主控解耦合设计方法研究
    • NAND flash-based SSDs are widely used in data centers for their high performance and low power consumption. However, garbage collection (GC) operations are necessary due to the physical characteristics of flash memory, which can lead to latency overhead and path conflicts. The Venice scheme provides path diversity but lacks priority differentiation. A new approach, GC bypass, leverages Venice’s path diversity and enforces GC request transmission through dedicated controllers. This reduces long-tail latency by up to 25% compared to Venice, effectively mitigating interference between critical I/O operations and background maintenance tasks.
    • ENGINEERING Information Technology & Electronic Engineering   Vol. 27, Issue 2, Pages: 1-16(2026)
    • DOI:10.1631/ENG.ITEE.2025.0152    

      CLC: TP333.93
    • Received:22 November 2025

      Revised:2026-01-29

      Published:2026-02

    Scan QR Code

  • Shiqiang NIE, Jie NIU, Yingzhao SHAO, et al. GC bypass: decoupling GC from the flash translation layer to eliminate GC-induced long-tail latency inside SSD[J]. ENGINEERING Information Technology & Electronic Engineering, 2026, 27(2): 1-16. DOI: 10.1631/ENG.ITEE.2025.0152.

  •  
  •  

0

Views

2

Downloads

0

CSCD

>
Alert me when the article has been cited
Submit
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

No data

Related Author

No data

Related Institution

No data
0