A novel ternary half adder and multiplier based on carbon nanotube field effect transistors

Sepehr TABRIZCHI; Nooshin AZIMI; Keivan NAVI

doi:10.1631/FITEE.1500366

Your Location：

Home >

Browse articles >

A novel ternary half adder and multiplier based on carbon nanotube field effect transistors

Regular Papers | Updated：2022-05-19

- A novel ternary half adder and multiplier based on carbon nanotube field effect transistors
- 基于碳纳米管场效应管的新型三元半加器及乘法器
- Frontiers of Information Technology & Electronic Engineering Vol. 18, Issue 3, Pages: 423-433(2017)
- Affiliations：
  
  1Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran
  2Nanotechnology and Quantum Computing Lab, Shahid Beheshti University, Tehran, Iran
- Author bio：
- Funds：
- DOI：10.1631/FITEE.1500366
  CLC： TN4
- Received：28 October 2015，
  
  Accepted：10 August 2016，
  
  Published：2017-03
- Accepted：
Scan QR Code
Sepehr TABRIZCHI, Nooshin AZIMI, Keivan NAVI. A novel ternary half adder and multiplier based on carbon nanotube field effect transistors[J]. Frontiers of Information Technology & Electronic Engineering, 2017, 18(3): 423-433.
DOI：

Sepehr TABRIZCHI, Nooshin AZIMI, Keivan NAVI. A novel ternary half adder and multiplier based on carbon nanotube field effect transistors[J]. Frontiers of Information Technology & Electronic Engineering, 2017, 18(3): 423-433. DOI： 10.1631/FITEE.1500366.

摘要

多值逻辑（multiple-valued logic

MVL），例如三元逻辑，在近年来是大量研究项目的研究对象。MVL可以降低必要操作的数目、减小芯片面积。碳纳米管场效应管（CNTFETs）被认为是硅晶体管可行的替代方案。将CNTFETs与MVL结合，可以得到更快、更灵活的独特设计方案。本文利用微纳技术和三元逻辑设计出了新型的半加器和乘法器。微纳技术和三元逻辑的采纳降低了元件功耗和面积，提升了元件运行速度。我们利用斯坦福CNTFET模型和HSPICE软件对本文设计器件进行了仿真，并将仿真结果与相关研究结果进行了对比。

Abstract

A lot of research has been done on multiple-valued logic (MVL) such as ternary logic in these years. MVL reduces the number of necessary operations and also decreases the chip area that would be used. Carbon nanotube field effect transistors (CNTFETs) are considered a viable alternative for silicon transistors (MOSFETs). Combining carbon nanotube transistors and MVL can produce a unique design that is faster and more flexible. In this paper

we design a new half adder and a new multiplier by nanotechnology using a ternary logic

which decreases the power consumption and chip surface and raises the speed. The presented design is simulated using CNTFET of Stanford University and HSPICE software

and the results are compared with those of other studies.

关键词

Keywords

references

E Alkaldy , , , K Navi , , , F Sharifi , , , 等 . . An ultra high-speed (4; 2) compressor with a new design approach for nanotechnology based on the multi-input majority function . . J. Comput. Theor. Nanosci. , , 2014 . . 11 ( ( 7 ): ): 1691 - - 1696 . . DOI: 10.1166/jctn.2014.3552 http://doi.org/10.1166/jctn.2014.3552 . .

N Azimi , , , H Hoseini , , , A Shahsavari . . Designing a novel ternary multiplier using CNTFET . . Int. J. Mod. Educat. Comput. Sci. , , 2014 . . 6 ( ( 11 ): ): 45 - - 51 . . DOI: 10.5815/ijmecs.2014.11.06 http://doi.org/10.5815/ijmecs.2014.11.06 . .

JT Butler . . Multiple-Valued Logic in VLSI Design . . 1991 . . : Washington DC, USA : IEEE Computer Society Press , , . .

J Deng , , , HP Wong . . A compact SPICE model for carbon-nanotube field-effect transistors including non-idealities and its application-Part I: model of the intrinsic channel region . . IEEE Trans. Electron Dev. , , 2007a . . 54 ( ( 12 ): ): 3186 - - 3194 . . DOI: 10.1109/TED.2007.909030 http://doi.org/10.1109/TED.2007.909030 . .

J Deng , , , HP Wong . . A compact SPICE model for carbon-nanotube field-effect transistors including non-idealities and its application-Part II: full device model and circuit performance benchmarking . . IEEE Trans. Electron Dev. , , 2007b . . 54 ( ( 12 ): ): 3195 - - 3205 . . DOI: 10.1109/TED.2007.909043 http://doi.org/10.1109/TED.2007.909043 . .

D Etiemble , , , M Israel . . Comparison of binary and multivalued ICs according to VLSI criteria . . Computer , , 1988 . . 21 ( ( 4 ): ): 28 - - 42 . . DOI: 10.1109/2.49 http://doi.org/10.1109/2.49 . .

M Haselman , , , S Hauck . . The future of integrated circuits: a survey of nanoelectronics . . Proc. IEEE , , 2010 . . 98 ( ( 1 ): ): 11 - - 38 . . DOI: 10.1109/JPROC.2009.2032356 http://doi.org/10.1109/JPROC.2009.2032356 . .

S Heinze , , , J Tersoff , , , R Martel , , , 等 . . Carbon nanotubes as Schottky barrier transistors . . Phys. Rev. Lett. , , 2002 . . 89 ( ( 10 ): ): 106801 DOI: 10.1103/PhysRevLett.89.106801 http://doi.org/10.1103/PhysRevLett.89.106801 . .

S Iijima . . Helical microtubules of graphitic carbon . . Nature , , 1991 . . 354 ( ( 6348 ): ): 56 - - 58 . . DOI: 10.1038/354056a0 http://doi.org/10.1038/354056a0 . .

A Javey , , , R Tu , , , DB Farmer , , , 等 . . High performance n-type carbon nanotube field-effect transistors with chemically doped contacts . . Nano Lett. , , 2005 . . 5 ( ( 2 ): ): 345 - - 348 . . DOI: 10.1021/nl047931j http://doi.org/10.1021/nl047931j . .

P Keshavarzian , , , K Navi . . Universal ternary logic circuit design through carbon nanotube technology . . Int. J. Nanotechnol. , , 2009 . . 6 ( ( 10/11 ): ): 942 - - 953 . . DOI: 10.1504/IJNT.2009.027557 http://doi.org/10.1504/IJNT.2009.027557 . .

P Keshavarzian , , , R Sarikhani . . A novel CNTFET-based ternary full adder . . Circ. Syst. Signal Process. , , 2014 . . 33 ( ( 3 ): ): 665 - - 679 . . DOI: 10.1007/s00034-013-9672-6 http://doi.org/10.1007/s00034-013-9672-6 . .

S Kotiyal , , , H Thapliyal , , , N Ranganathan . . Reversible logic based multiplication computing unit using binary tree data structure . . J. Supercomput. , , 2015 . . 71 ( ( 7 ): ): 2668 - - 2693 . . DOI: 10.1007/s11227-015-1410-3 http://doi.org/10.1007/s11227-015-1410-3 . .

S Lin , , , YB Kim , , , F Lombardi . . A novel CNTFET-based ternary logic gate design . . 2009 . . IEEE Int. Midwest Symp. on Circuits & Systems . . 435 - - 438 . . DOI: 10.1109/MWSCAS.2009.5236063 http://doi.org/10.1109/MWSCAS.2009.5236063 . .

S Lin , , , YB Kim , , , F Lombardi . . CNTFET-based design of ternary logic gates and arithmetic circuits . . IEEE Trans. Nanotechnol. , , 2011 . . 10 ( ( 2 ): ): 217 - - 225 . . DOI: 10.1109/TNANO.2009.2036845 http://doi.org/10.1109/TNANO.2009.2036845 . .

R Martel , , , T Schmidt , , , H Shea , , , 等 . . Single-and multi-wall carbon nanotube field-effect transistors . . Appl. Phys. Lett. , , 1998 . . 73 ( ( 17 ): ): 2447 - - 2449 . . DOI: 10.1063/1.122477 http://doi.org/10.1063/1.122477 . .

RF Mirzaee , , , MH Moaiyeri , , , M Maleknejad , , , 等 . . Dramatically low-transistor-count high-speed ternary adders . . 2013 . . Proc. IEEE 43rd Int. Symp. on Multiple-Valued Logic . . 170 - - 175 . . DOI: 10.1109/ISMVL.2013.24 http://doi.org/10.1109/ISMVL.2013.24 . .

MH Moaiyeri , , , A Doostaregan , , , K Navi . . Design of energy-efficient and robust ternary circuits for nanotechnology . . IET Circ. Dev. Syst. , , 2011 . . 5 ( ( 4 ): ): 285 - - 296 . . DOI: 10.1049/iet-cds.2010.0340 http://doi.org/10.1049/iet-cds.2010.0340 . .

GE Moore . . Cramming more components onto integrated circuits . . Electronics , , 1965 . . 38 ( ( 8 ): ): 114 - - 117 . . . .

A Raychowdhury , , , K Roy . . A novel multiple-valued logic design using ballistic carbon nanotube FETs . . 2004 . . Int. Symp. on Multiple-Valued Logic . . 14 - - 19 . . DOI: 10.1109/ISMVL.2004.1319913 http://doi.org/10.1109/ISMVL.2004.1319913 . .

A Raychowdhury , , , K Roy . . Carbon-nanotube-based voltage-mode multiple-valued logic design . . IEEE Trans. Nanotechnol. , , 2005 . . 4 ( ( 2 ): ): 168 - - 179 . . DOI: 10.1109/TNANO.2004.842068 http://doi.org/10.1109/TNANO.2004.842068 . .

A Raychowdhury , , , K Roy . . Carbon nanotube electronics: design of high-performance and low-power digital circuits . . IEEE Trans. Circ. Syst. I , , 2007 . . 54 ( ( 11 ): ): 2391 - - 2401 . . DOI: 10.1109/TCSI.2007.907799 http://doi.org/10.1109/TCSI.2007.907799 . .

F Sharifi , , , MH Moaiyeri , , , K Navi . . A novel quaternary full adder cell based on nanotechnology . . Int. J. Mod. Educat. Comput. Sci. , , 2015 . . 7 ( ( 3 ): ): 19 - - 25 . . DOI: 10.5815/ijmecs.2015.03.03 http://doi.org/10.5815/ijmecs.2015.03.03 . .

S Tabrizchi , , , H Sharifi , , , F Sharifi , , , 等 . . A novel design approach for ternary compressor cells based on CNTFETs . . Circ. Syst. Signal Process. , , 2016 . . 35 ( ( 9 ): ): 3310 - - 3322 . . DOI: 10.1007/s00034-015-0197-z http://doi.org/10.1007/s00034-015-0197-z . .

H Thapliyal , , , N Ranganathan . . Design of efficient reversible logic-based binary and BCD adder circuits . . ACM J. Emerg. Technol. Comput. Syst. , , 2013 . . 9 ( ( 3 ): ): 17 DOI: 10.1145/2491682 http://doi.org/10.1145/2491682 . .

Views

Downloads

CSCD

Alert me when the article has been cited

Submit

Tools

Publicity Resources

An efficient counter-based Wallace-tree multiplier with a hybrid full adder core for image blending^#

Related Author

Ayoub SADEGHI

Nabiollah SHIRI

Mahmood RAFIEE

Mahsa TAHGHIGH

Related Institution

Department of Electrical Engineering, Shiraz Branch, Islamic Azad University

Chat

Address：Zhejiang University Press, 148 Tianmushan Road, Hangzhou, China Postal code：310028
Tel：+86-571-88273162 Email：fitee@zju.edu.cn
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰