Your Location:
Home >
Browse articles >
Two-step gate-recess process combining selective wet-etching and digital wet-etching for InAlAs/InGaAs InP-based HEMTs
Regular Papers | Updated:2022-05-19
    • Two-step gate-recess process combining selective wet-etching and digital wet-etching for InAlAs/InGaAs InP-based HEMTs

    • 结合选择性和数字湿法腐蚀的InAlAs/InGaAs InP基HEMTs两步栅槽腐蚀工艺
    • Frontiers of Information Technology & Electronic Engineering   Vol. 18, Issue 8, Pages: 1180-1185(2017)
    • DOI:10.1631/FITEE.1601121    

      CLC: TN385
    • Received:25 February 2016,

      Revised:2017-;8-;6,

      Published:2017-08

    Scan QR Code

  • Ying-hui ZHONG, Shu-xiang SUN, Wen-bin WONG, et al. Two-step gate-recess process combining selective wet-etching and digital wet-etching for InAlAs/InGaAs InP-based HEMTs[J]. Frontiers of Information Technology & Electronic Engineering, 2017, 18(8): 1180-1185. DOI: 10.1631/FITEE.1601121.

  •  
  •  
icon
The trial reading is over, you can activate your VIP account to continue reading.
Deactivate >
icon
The trial reading is over. You can log in to your account, go to the personal center, purchase VIP membership, and read the full text.
Already a VIP member?
Log in >

0

Views

39

Downloads

3

CSCD

>
Alert me when the article has been cited
Submit
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

No data

Related Author

No data

Related Institution

No data
0