Design and implementation of various datapath architectures for the ANU lightweight cipher on an FPGA

DAHIPHALE Vijay; BANSOD Gaurav; ZAMBARE Ankur; PISHAROTY Narayan

doi:10.1631/FITEE.1800681

Your Location：

Home >

Browse articles >

Design and implementation of various datapath architectures for the ANU lightweight cipher on an FPGA

Regular Papers | Updated：2022-05-19

- Design and implementation of various datapath architectures for the ANU lightweight cipher on an FPGA
  Enhanced Publication
- 基于现场可编程门阵列的不同数据路径架构ANU轻量级密码的设计与实现
- Frontiers of Information Technology & Electronic Engineering Vol. 21, Issue 4, Pages: 615-628(2020)
- Affiliations：
  
  Pune Institute of Computer Technology, Pune 411043, India
  Iziel Healthcare Pvt. Ltd., Pune 411028, India
- Author bio：
  
  Vijay DAHIPHALE, vijaydahiphale96@gmail.com
  [ "Gaurav BANSOD, E-mail: gaurav249@gmail.com" ]
- Funds：
- DOI：10.1631/FITEE.1800681
  CLC： TN918
- Published：2020-04，
  
  Received：29 October 2018，
  
  Revised：06 March 2020，
- Accepted：
Scan QR Code
DAHIPHALE VIJAY, BANSOD GAURAV, ZAMBARE ANKUR, et al. Design and implementation of various datapath architectures for the ANU lightweight cipher on an FPGA. [J]. Frontiers of information technology & electronic engineering, 2020, 21(4): 615-628.
DOI：

DAHIPHALE VIJAY, BANSOD GAURAV, ZAMBARE ANKUR, et al. Design and implementation of various datapath architectures for the ANU lightweight cipher on an FPGA. [J]. Frontiers of information technology & electronic engineering, 2020, 21(4): 615-628. DOI： 10.1631/FITEE.1800681.

摘要

自物联网（IoT）诞生以来，数据与系统安全一直是开发者关注的重点。由于大多数物联网设备在8位控制器上运行，其容量和计算力有限，因此需要使用轻量级密码在发送端和接收端分别进行加密和解密。提出用于ANU密码硬件实现的新架构，并给出每一架构的相关结果。在相同实施条件下，在4种不同现场可编程门阵列（FPGA）上分别以4位、8位、16位和32位的数据路径尺寸实现ANU密码，并比较每一性能指标。与以往ANU密码架构不同，新架构具有用于高吞吐量和硬件优化的并行替换盒（S盒）。通过不同数据路径设计，在资源极其有限的系统中，ANU密码被证明是实现安全性的最佳选择。

Abstract

Since the dawn of the Internet of Things (IoT)

data and system security has been the major concern for developers. Because most IoT devices operate on 8-bit controllers with limited storage and computation power

encryption and decryption need to be implemented at the transmitting and receiving ends

respectively

using lightweight ciphers. We present novel architectures for hardware implementation for the ANU cipher and present results associated with each architecture. The ANU cipher is implemented at 4-

16-

and 32-bit datapath sizes on four different field-programmable gate array (FPGA) platforms under the same implementation condition

and the results are compared on every performance metric. Unlike previous ANU architectures

the new architectures have parallel substitution boxes (S-boxes) for high throughput and hardware optimization. With these different datapath designs

ANU cipher proves to be the obvious choice for implementing security in extremely resource- constrained systems.

关键词

轻量级密码物联网 (IoT)嵌入式系统安全加密现场可编程门阵列数据路径设计

Keywords

Lightweight cryptographyInternet of Things (IoT)Embedded securityEncryptionFPGADatapath design

references

NN Anandakumar, , , T Peyrin, , , A Poschmann. . A very compact FPGA implementation of LED and PHOTON. . Int Conf on Cryptology in India, , 2014. . p.304--321. . DOI:10.1007/978-3-319-13039-2_18http://doi.org/10.1007/978-3-319-13039-2_18..

A Aysu, , , E Gulcan, , , P Schaumont. . SIMON says, break the area records for symmetric. . key block ciphers on FPGAs, , 2014. . http://eprint.iacr.org/2014/237http://eprint.iacr.org/2014/237, , ..

G Bansod, , , A Patil, , , S Sutar, , , 等. . ANU: an ultra lightweight cipher design for security in IoT. . Secur Commun Netw, , 2016a. . 9((18):):p. 5238--5251. . DOI:10.1002/sec.1692http://doi.org/10.1002/sec.1692..

G Bansod, , , A Patil, , , S Sutar, , , 等. . An ultra lightweight encryption design for security in pervasive computing. . 2nd Int Conf on Big Data Security on Cloud, , 2016b. . p.79--84. . DOI:10.1109/BigDataSecurity-HPSC-IDS.2016.29http://doi.org/10.1109/BigDataSecurity-HPSC-IDS.2016.29..

A Bogdanov, , , LR Knudsen, , , G Leander, , , 等. . PRESENT: an ultra-lightweight block cipher. . Int Workshop on Cryptographic Hardware and Embedded Systems, , 2007. . p.450--466. . DOI:10.1007/978-3-540-74735-2_31http://doi.org/10.1007/978-3-540-74735-2_31..

P Bulens, , , FX Standaert, , , JJ Quisquater, , , 等. . Implementation of the AES-128 on Virtex-5 FPGAs. . Int Conf on Cryptology in Africa, , 2008. . p.16--26. . DOI:10.1007/978-3-540-68164-9_2http://doi.org/10.1007/978-3-540-68164-9_2..

JF Chu, , , M Benaissa. . Low area memory-free FPGA implementation of the AES algorithm. . 22nd Int Conf on Field Programmable Logic and Applications, , 2012. . p.623--626. . DOI:10.1109/FPL.2012.6339250http://doi.org/10.1109/FPL.2012.6339250..

V Dahiphale, , , H Raut, , , G Bansod. . Design and implementation of novel datapath designs of lightweight cipher rectangle for resource constrained environment. . Mul-timed Tools and Appl, , 2019a. . 7823659--23688. . DOI:10.1007/s11042-019-7587-3http://doi.org/10.1007/s11042-019-7587-3..

V Dahiphale, , , G Bansod, , , A Zambare. . Lightweight datapath implementation of ANU cipher for resource-constrained environments. . Intelligent Computing, , 2019b. . p.834--846. . DOI:10.1007/978-3-030-22868-2_57http://doi.org/10.1007/978-3-030-22868-2_57..

X Guo, , , Z Chen, , , P Schaumont. . Energy and performance evaluation of an FPGA-based SoC platform with AES and PRESENT coprocessors. . Int Workshop on Embedded Computer Systems, , 2008. . p.106--115. . DOI:10.1007/978-3-540-70550-5_12http://doi.org/10.1007/978-3-540-70550-5_12..

N Hanley, , , M O'Neill. . Hardware comparison of the ISO/IEC 29192-2 block ciphers. . IEEE Computer Society Annual Symp on VLSI, , 2012. . p.57--62. . DOI:10.1109/ISVLSI.2012.25http://doi.org/10.1109/ISVLSI.2012.25..

JP Kaps. . Chai-Tea, Cryptographic Hardware Implementations of xTEA. . Int Conf on Cryptology in India, , 2008. . p.363--375. . DOI:10.1007/978-3-540-89754-5_28http://doi.org/10.1007/978-3-540-89754-5_28..

JP Kaps, , , B Sunar. . Energy comparison of AES and SHA-1 for ubiquitous computing. . Int Conf on Embedded and Ubiquitous Computing, , 2006. . p.372--381. . DOI:10.1007/11807964_38http://doi.org/10.1007/11807964_38..

CA Lara-Nino, , , A Diaz-Perez, , , M Morales-Sandoval. . Lightweight hardware architectures for the PRESENT cipher in FPGA. . IEEE Trans Circ Syst, , 2017. . 64((9):):p. 2544--2555. . DOI:10.1109/TCSI.2017.2686783http://doi.org/10.1109/TCSI.2017.2686783..

F Mace, , , FX Standaert, , , JJ Quisquater. . FPGA imple-mentation(s) of a scalable encryption algorithm. . IEEE Trans Very Large Scale Integr Syst, , 2007. . 16((2):):p. 212--216. . DOI:10.1109/TVLSI.2007.904139http://doi.org/10.1109/TVLSI.2007.904139..

National Institute of Standards and Technology. . Data Encryption Standard (DES). . Federal Information Processing Standards, , 1999. . http://csrc.nist.gov/publications/fips/fip.46-3/fip.46-3.pdfhttp://csrc.nist.gov/publications/fips/fip.46-3/fip.46-3.pdf, , ..

National Institute of Standards and Technology. . Advanced Encryption Standard (AES). . Federal Information Processing Standards, , 2001. . http://csrc.nist.gov/publications/fips/fips197/fips-197.pdfhttp://csrc.nist.gov/publications/fips/fips197/fips-197.pdf, , ..

T Okabe. . FPGA implementation and evaluation of lightweight block cipher-BORON. . Int J Eng Dev Res, , 2017. . 3((4):):p. 2321--9939. . ..

A Poschmann. . Lightweight Cryptography— Cryptographic Engineering for a Pervasive World. . PhD Thesis, Europaeischer University, Germany, , 2009. ..

FX Standaert, , , G Piret, , , G Rouvroy, , , 等. . FPGA implementations of the ICEBERG block cipher. . Integration, , 2007. . 40((1):):p. 20--27. . DOI:10.1016/j.vlsi.2005.12.008http://doi.org/10.1016/j.vlsi.2005.12.008..

Xilinx. . Spartan-3A. . FPGA Family: Data Sheet, , 2018a. . 2018http://www.xilinx.com/support/documentation/data_sheets/ds529.pdfhttp://www.xilinx.com/support/documentation/data_sheets/ds529.pdf, , [Accessed on Dec. 18, 2018]..

Xilinx. . Spartan-6. . FPGA Configuration, , 2018b. . 2018http://www.xilinx.com/support/documentation/user_guides/ug380.pdfhttp://www.xilinx.com/support/documentation/user_guides/ug380.pdf, , [Accessed on Mar. 22, 2018]..

T Xu, , , JB Wendt, , , M Potkonjak. . Security of IoT systems: design challenges and opportunities. . IEEE/ACM Int Conf on Computer-Aided Design, , 2014. . p.417--423. . DOI:10.1109/ICCAD.2014.7001385http://doi.org/10.1109/ICCAD.2014.7001385..

Views

Downloads

CSCD

Alert me when the article has been cited

Submit

Tools

Publicity Resources

A novel hybrid cryptosystem based on DQFrFT watermarking and 3D-CLM encryption for healthcare services

Nanoscale cryptographic architecture design using quantum-dot cellular automata

BORON: an ultra-lightweight and low power encryption design for pervasive computing

Related Author

Fatma KHALLAF

Walid EL-SHAFAI

El-Sayed M. EL-RABAIE

Naglaa F. SOLIMAN

Fathi E. Abd EL-SAMIE

Bikash DEBNATH

Jadav Chandra DAS

Debashis DE

Related Institution

Department of Electronics and Electrical Communications Engineering, Faculty of Electronic Engineering, Menoufia University

Department of Electrical Engineering, Faculty of Engineering, Ahram Canadian University, 6th October City

Security Engineering Lab, Computer Science Department, Prince Sultan University

Department of Information Technology, College of Computer and Information Sciences, Princess Nourah bint Abdulrahman University

Department of Computer Science and Engineering, Swami Vivekananda Institute of Science and Technology, West Bengal

Address：Zhejiang University Press, 148 Tianmushan Road, Hangzhou, China Postal code：310028
Tel：+86-571-88273162 Email：fitee@zju.edu.cn
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰