A 0.20–2.43 GHz fractional-N frequency synthesizer with optimized VCO and reduced current mismatch CP

Wei ZOU; Daming REN; Xuecheng ZOU

doi:10.1631/FITEE.1900653

Your Location：

Home >

Browse articles >

A 0.20–2.43 GHz fractional-N frequency synthesizer with optimized VCO and reduced current mismatch CP

Regular Papers | Updated：2022-05-19

- A 0.20–2.43 GHz fractional-N frequency synthesizer with optimized VCO and reduced current mismatch CP
- 基于优化的压控振荡器和低电流失配电荷泵的0.20—2.43 GHz分数分频频率合成器
- Frontiers of Information Technology & Electronic Engineering Vol. 22, Issue 2, Pages: 251-261(2021)
- Affiliations：
  
  School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China
- Author bio：
  
  Wei ZOU, E-mail: weizou@hust.edu.cn
  [ "Daming REN, E-mail: damingren@hust.edu.cn" ]
  [ "Xuecheng ZOU, E-mail: estxczou@hust.edu.cn" ]
- Funds：
- DOI：10.1631/FITEE.1900653
  CLC： TN453
- Received：29 November 2019，
  
  Revised：2020-10-27，
  
  Published Online：08 January 2021，
  
  Published：2021-02
- Accepted：
Scan QR Code
Wei ZOU, Daming REN, Xuecheng ZOU. A 0.20–2.43 GHz fractional-N frequency synthesizer with optimized VCO and reduced current mismatch CP[J]. Frontiers of Information Technology & Electronic Engineering, 2021, 22(2): 251-261.
DOI：

Wei ZOU, Daming REN, Xuecheng ZOU. A 0.20–2.43 GHz fractional-N frequency synthesizer with optimized VCO and reduced current mismatch CP[J]. Frontiers of Information Technology & Electronic Engineering, 2021, 22(2): 251-261. DOI： 10.1631/FITEE.1900653.

摘要

提出一种适用于多标准无线通信系统的0.20—2.43 GHz分数分频频率合成器方案，该方案采用低相位噪声压控振荡器和低电流失配电荷泵。由于压控振荡器的性能决定了锁相环型频率合成器的带外相位噪声，利用自动幅度控制技术和高品质因数的8字型电感对压控振荡器进行优化。为改善电荷泵电流匹配性能以及减小锁相环相位误差，提出一种具有失配抑制结构的电荷泵。通过理论分析，研究了电流失配对锁相环输出性能的影响。采用台积电0.18-μm CMOS工艺，模型输出频率从0.20 GHz变化到2.43 GHz。这一锁相环型频率合成器在2.43 GHz载波时实现的带内相位噪声为−96.8 dBc/Hz，带外相位噪声为−122.8 dBc/Hz。在最坏情况下，均方根抖动为1.2 ps，测量的参考杂散小于−65.3 dBc。消耗电流15.2 mA，芯片面积为850μm×920μm。

Abstract

A 0.20–2.43 GHz fractional-

frequency synthesizer is presented for multi-band wireless communication systems

in which the scheme adopts low phase noise voltage-controlled oscillators (VCOs) and a charge pump (CP) with reduced current mismatch. VCOs that determine the out-band phase noise of a phase-locked loop (PLL) based frequency synthesizer are optimized using an automatic amplitude control technique and a high-quality factor figure-8-shaped inductor. A CP with a mismatch suppression architecture is proposed to improve the current match of the CP and reduce the PLL phase errors. Theoretical analysis is presented to investigate the influence of the current mismatch on the output performance of PLLs. Fabricated in a TSMC 0.18-μm CMOS process

the prototype operates from 0.20 to 2.43 GHz. The PLL synthesizer achieves an in-band phase noise of -96.8 dBc/Hz and an out-band phase noise of -122.8 dBc/Hz at the 2.43-GHz carrier. The root-mean-square jitter is 1.2 ps under the worst case

and the measured reference spurs are less than -65.3 dBc. The current consumption is 15.2 mA and the die occupies 850 μm×920 μm.

关键词

Keywords

references

AD Berny , , , AM Niknejad , , , RG Meyer . . A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration . . IEEE J Sol-State Circ , , 2005 . . 40 ( ( 4 ): ): 909 - - 917 . . DOI: 10.1109/JSSC.2004.842851 http://doi.org/10.1109/JSSC.2004.842851 . .

HH Chang , , , PY Wang , , , JHC Zhan , , , 等 . . A fractional spur-free ADPLL with loop-gain calibration and phase- noise cancellation for GSM/GPRS/EDGE . . IEEE Int Conf on Solid-State Circuits , , 2008 . . p.200 - - 201, 606 . . DOI: 10.1109/ISSCC.2008.4523126 http://doi.org/10.1109/ISSCC.2008.4523126 . .

WS Chang , , , PC Huang , , , TC Lee . . A fractional-N divider- less phase-locked loop with a subsampling phase detector . . IEEE J Sol-State Circ , , 2014 . . 49 ( ( 12 ): ): 2964 - - 2975 . . DOI: 10.1109/JSSC.2014.2359670 http://doi.org/10.1109/JSSC.2014.2359670 . .

WH Chiu , , , TS Chang , , , TH Lin . . A charge pump current missmatch calibration technique for ΔΣ fractional- N PLLs in 0.18-μm CMOS . . IEEE Asian Solid-State Circuits Conf , , 2009 . . p.73 - - 76 . . DOI: 10.1109/ASSCC.2009.5357182 http://doi.org/10.1109/ASSCC.2009.5357182 . .

B de Muer , , , MSJ Steyaert . . A CMOS monolithic ΔΣ-controlled fractional- N frequency synthesizer for DCS-1800 . . IEEE J Sol-State Circ , , 2002 . . 37 ( ( 7 ): ): 835 - - 844 . . DOI: 10.1109/JSSC.2002.1015680 http://doi.org/10.1109/JSSC.2002.1015680 . .

W Deng , , , A Musa , , , K Okada , , , 等 . . A 0.38 mm 2 , 10 MHz–6.6 GHz quadrature frequency synthesizer using fractional- N injection-locked technique . . IEEE Asian Solid State Circuits Conf , , 2012 . . p.353 - - 356 . . DOI: 10.1109/ASSCC.2012.6570787 http://doi.org/10.1109/ASSCC.2012.6570787 . .

W Deng , , , S Hara , , , A Musa , , , 等 . . A compact and low-power fractionally injection-locked quadrature frequency synthesizer using a self-synchronized gating injection technique for software-defined radios . . IEEE J Sol-State Circ , , 2014 . . 49 ( ( 9 ): ): 1984 - - 1994 . . DOI: 10.1109/JSSC.2014.2334392 http://doi.org/10.1109/JSSC.2014.2334392 . .

X Gao , , , EAM Klumperink , , , G Socci , , , 等 . . Spur reduction techniques for phase-locked loops exploiting a sub-sampling phase detector . . IEEE J Sol-State Circ , , 2010 . . 45 ( ( 9 ): ): 1809 - - 1821 . . DOI: 10.1109/JSSC.2010.2053094 http://doi.org/10.1109/JSSC.2010.2053094 . .

S Hara , , , K Okada , , , A Matsuzawa . . 10 MHz to 7 GHz quadrature signal generation using a divide-by-4/3, -3/2, -5/3, -2, -5/2, -3, -4, and -5 injection-locked frequency divider . . Symp on VLSI Circuits , , 2010 . . p.51 - - 52 . . DOI: 10.1109/VLSIC.2010.5560270 http://doi.org/10.1109/VLSIC.2010.5560270 . .

H Hedayati , , , B Bakkaloglu , , , W Khalil . . A 1 MHz- bandwidth type-I ΔΣ fractional-N synthesizer for WiMAX applications . . IEEE Int Conf on Solid-State Circuits , , 2009 . . p.390 - - 391, 391a . . DOI: 10.1109/ISSCC.2009.4977472 http://doi.org/10.1109/ISSCC.2009.4977472 . .

CM Hsu , , , MZ Straayer , , , MH Perrott . . A low-noise, wide-BW 3.6 GHz digital ΔΣ fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation . . IEEE Int Conf on Solid-State Circuits , , 2008 . . p.340 - - 617 . . DOI: 10.1109/ISSCC.2008.4523196 http://doi.org/10.1109/ISSCC.2008.4523196 . .

H Huh , , , Y Koo , , , KY Lee , , , 等 . . Comparison frequency doubling and charge pump matching techniques for dual- band ΔΣ fractional-N frequency synthesizer . . IEEE J Sol-State Circ , , 2005 . . 40 ( ( 11 ): ): 2228 - - 2236 . . DOI: 10.1109/JSSC.2005.857368 http://doi.org/10.1109/JSSC.2005.857368 . .

A Italia , , , CM Ippolito , , , G Palmisano . . A 1-mW 1-mW 1.13–1.9 GHz CMOS LC VCO using shunt-connected switched-coupled inductors . . IEEE Trans Circ Syst I , , 2012 . . 59 ( ( 6 ): ): 1145 - - 1155 . . DOI: 10.1109/TCSI.2011.2173383 http://doi.org/10.1109/TCSI.2011.2173383 . .

CH Jeong , , , KY Kim , , , CK Kwon , , , 等 . . Digital calibration technique using a signed counter for charge pump mismatch in phase-locked loops . . IET Circ Dev Syst , , 2013 . . 7 ( ( 6 ): ): 313 - - 318 . . DOI: 10.1049/iet-cds.2013.0011 http://doi.org/10.1049/iet-cds.2013.0011 . .

CF Liang , , , SH Chen , , , SI Liu . . A digital calibration technique for charge pumps in phase-locked systems . . IEEE J Sol-State Circ , , 2008 . . 43 ( ( 2 ): ): 390 - - 398 . . DOI: 10.1109/JSSC.2007.914283 http://doi.org/10.1109/JSSC.2007.914283 . .

DY Liao , , , HC Wang , , , FF Dai , , , 等 . . An 802.11a/b/g/n digital fractional- N PLL with automatic TDC linearity calibration for spur cancellation . . IEEE J Sol-State Circ , , 2017 . . 52 ( ( 5 ): ): 1210 - - 1220 . . DOI: 10.1109/JSSC.2016.2638882 http://doi.org/10.1109/JSSC.2016.2638882 . .

CC Lim , , , H Ramiah , , , J Yin , , , 等 . . A high-Q spiral inductor with dual-layer patterned floating shield in a class-B VCO achieving a 190.5-dBc/Hz FoM . . IEEE Int Symp on Circuits and Systems , , 2016 . . p.2759 - - 2762 . . DOI: 10.1109/ISCAS.2016.7539164 http://doi.org/10.1109/ISCAS.2016.7539164 . .

A Mahmoud , , , L Fanori , , , T Mattsson , , , 等 . . A 2.8-to- 5.8 GHz harmonic VCO based on an 8-shaped inductor in a 28 nm UTBB FD-SOI CMOS process . . Analog Integr Circ Signal Process , , 2016 . . 88 ( ( 3 ): ): 391 - - 399 . . DOI: 10.1007/s10470-016-0759-4 http://doi.org/10.1007/s10470-016-0759-4 . .

AT Narayanan , , , M Katsuragi , , , K Kimura , , , 等 . . A fractional-N sub-sampling PLL using a pipelined phase- interpolator with an FoM of -250 dB . . IEEE J Sol-State Circ , , 2016 . . 51 ( ( 7 ): ): 1630 - - 1640 . . DOI: 10.1109/JSSC.2016.2539344 http://doi.org/10.1109/JSSC.2016.2539344 . .

P Nuzzo , , , K Vengattaramane , , , M Ingels , , , 等 . . A 0.1–5 GHz dual-VCO software-defined ΔΣ frequency synthesizer in 45 nm digital CMOS . . Proc IEEE Radio Frequency Integrated Circuits Symp , , 2009 . . p.321 - - 324 . . DOI: 10.1109/RFIC.2009.5135549 http://doi.org/10.1109/RFIC.2009.5135549 . .

SA Osmany , , , F Herzel , , , JC Scheytt . . An integrated 0.6–4.6 GHz, 5–7 GHz, 10–14 GHz, and 20–28 GHz frequency synthesizer for software-defined radio applications . . IEEE J Sol-State Circ , , 2010 . . 45 ( ( 9 ): ): 1657 - - 1668 . . DOI: 10.1109/JSSC.2010.2051476 http://doi.org/10.1109/JSSC.2010.2051476 . .

S Pamarti , , , L Jansson , , , I Galton . . A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation . . IEEE J Sol-State Circ , , 2004 . . 39 ( ( 1 ): ): 49 - - 62 . . DOI: 10.1109/JSSC.2003.820858 http://doi.org/10.1109/JSSC.2003.820858 . .

P Ruippo , , , TA Lehtonen , , , NT Tchamov . . An UMTS and GSM low phase noise inductively tuned LC VCO . . IEEE Microw Wirel Compon Lett , , 2010 . . 20 ( ( 3 ): ): 163 - - 165 . . DOI: 10.1109/LMWC.2010.2040219 http://doi.org/10.1109/LMWC.2010.2040219 . .

A Sharkia , , , S Mirabbasi , , , S Shekhar . . A 0.01 mm 2 4.6-to-5.6GHz sub-sampling type-I frequency synthesizer with –254 dB FOM . . Proc IEEE Int Conf on Solid- State Circuits , , 2018 . . p.256 - - 258 . . DOI: 10.1109/ISSCC.2018.8310281 http://doi.org/10.1109/ISSCC.2018.8310281 . .

E Temporiti , , , G Albasini , , , I Bietti , , , 等 . . A 700-kHz bandwidth ΣΔ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications . . IEEE J Sol-State Circ , , 2004 . . 39 ( ( 9 ): ): 1446 - - 1454 . . DOI: 10.1109/JSSC.2004.831598 http://doi.org/10.1109/JSSC.2004.831598 . .

KJ Wang , , , A Swaminathan , , , I Galton . . Spurious tone suppression techniques applied to a wide-bandwidth 2.4 GHz fractional-N PLL . . IEEE J Sol-State Circ , , 2008 . . 43 ( ( 12 ): ): 2787 - - 2797 . . DOI: 10.1109/JSSC.2008.2005716 http://doi.org/10.1109/JSSC.2008.2005716 . .

Y Wu , , , M Shahmohammadi , , , Y Chen , , , 等 . . A 3.5–6.8-GHz wide-bandwidth DTC-assisted fractional-N all-digital PLL with a MASH ΣΔ-TDC for low in-band phase noise . . IEEE J Sol-State Circ , , 2017 . . 52 ( ( 7 ): ): 1885 - - 1903 . . DOI: 10.1109/JSSC.2017.2682841 http://doi.org/10.1109/JSSC.2017.2682841 . .

H Yoon , , , Y Lee , , , JJ Kim , , , 等 . . A wideband dual-mode LC-VCO with a switchable gate-biased active core . . IEEE Trans Circ Syst II , , 2014 . . 61 ( ( 5 ): ): 289 - - 293 . . DOI: 10.1109/TCSII.2014.2305216 http://doi.org/10.1109/TCSII.2014.2305216 . .

SA Yu , , , Y Baeyens , , , J Weiner , , , 等 . . A single-chip 125-MHz to 32-GHz signal source in 0.18-μm SiGe BiCMOS . . IEEE J Sol-State Circ , , 2011 . . 46 ( ( 3 ): ): 598 - - 614 . . DOI: 10.1109/JSSC.2011.2104551 http://doi.org/10.1109/JSSC.2011.2104551 . .

YH Yu , , , JH Chen , , , YJE Chen . . A wideband 90-nm CMOS phase-locked loop with current mismatch calibration for spur reduction . . IEEE Conf on Asia-Pacific Microwave , , 2018 . . p.1504 - - 1506 . . DOI: 10.23919/APMC.2018.8617454 http://doi.org/10.23919/APMC.2018.8617454 . .

Z Zhang , , , G Zhu , , , CP Yue . . 30.8 A 0.65V 12-to-16GHz sub-sampling PLL with 56.4fs rms integrated jitter and -256.4dB FoM . . IEEE Int Conf on Solid-State Circuits , , 2019 . . p.488 - - 490 . . DOI: 10.1109/ISSCC.2019.8662378 http://doi.org/10.1109/ISSCC.2019.8662378 . .

Views

Downloads

CSCD

Alert me when the article has been cited

Submit

Tools

Publicity Resources

No data

Related Author

No data

Related Institution

No data

Chat

Address：Zhejiang University Press, 148 Tianmushan Road, Hangzhou, China Postal code：310028
Tel：+86-571-88273162 Email：fitee@zju.edu.cn
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰