Your Location:
Home >
Browse articles >
Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits
Regular Papers | Updated:2022-09-08
    • Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits

    • 用于设计量子点元胞自动机算术电路的可扩展 1 位全加器
    • Frontiers of Information Technology & Electronic Engineering   Vol. 23, Issue 8, Pages: 1264-1276(2022)
    • DOI:10.1631/FITEE.2100287    

      CLC: TN79
    • Received:17 June 2021,

      Revised:2021-09-30,

      Published:23 August 2022

    Scan QR Code

  • Hamideh KHAJEHNASIR-JAHROMI, Pooya TORKZADEH, Massoud DOUSTI. Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits[J]. Frontiers of Information Technology & Electronic Engineering, 2022, 23(8): 1264-1276. DOI: 10.1631/FITEE.2100287.

  •  
  •  
icon
The trial reading is over, you can activate your VIP account to continue reading.
Deactivate >
icon
The trial reading is over. You can log in to your account, go to the personal center, purchase VIP membership, and read the full text.
Already a VIP member?
Log in >

0

Views

103

Downloads

0

CSCD

>
Alert me when the article has been cited
Submit
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

An efficient counter-based Wallace-tree multiplier with a hybrid full adder core for image blending#

Related Author

Ayoub SADEGHI
Nabiollah SHIRI
Mahmood RAFIEE
Mahsa TAHGHIGH

Related Institution

Department of Electrical Engineering, Shiraz Branch, Islamic Azad University
0