Nano-design of ultra-efficient reversible block based on quantum-dot cellular automata<sup>#</sup>

Seyed Sajad AHMADPOUR; Nima Jafari NAVIMIPOUR; Mohammad MOSLEH; Senay YALCIN

doi:10.1631/FITEE.2200095

Your Location：

Home >

Browse articles >

Nano-design of ultra-efficient reversible block based on quantum-dot cellular automata^#

Regular Papers | Updated：2023-03-24

- Nano-design of ultra-efficient reversible block based on quantum-dot cellular automata^#
- 基于量子点元胞自动机的超高效可逆块的纳米设计
- Frontiers of Information Technology & Electronic Engineering Vol. 24, Issue 3, Pages: 447-456(2023)
- Affiliations：
  
  1.Department of Computer Engineering, Faculty of Engineering and Natural Sciences, Kadir Has University, Istanbul 34083, Türkiye
  2.Materials and Energy Research Center, Dezful Branch, Islamic Azad University, Dezful 6468118333, Iran
  3.Department of Computer Engineering, Nisantasi University, Istanbul 34485, Türkiye
- Author bio：
  
  Email: Seyed.Ahmad@khas.edu.tr
  ‡Corresponding author
  Mosleh@iaud.ac.ir
  senay.yalcin@nisantasi.edu.tr
- Funds：
- DOI：10.1631/FITEE.2200095
  CLC： TN79
- Received：12 March 2022，
  
  Revised：2022-09-28，
  
  Published：0 March 2023
- Accepted：
Scan QR Code
Seyed Sajad AHMADPOUR, Nima Jafari NAVIMIPOUR, Mohammad MOSLEH, et al. Nano-design of ultra-efficient reversible block based on quantum-dot cellular automata^#[J]. Frontiers of Information Technology & Electronic Engineering, 2023, 24(3): 447-456.
DOI：

Seyed Sajad AHMADPOUR, Nima Jafari NAVIMIPOUR, Mohammad MOSLEH, et al. Nano-design of ultra-efficient reversible block based on quantum-dot cellular automata^#[J]. Frontiers of Information Technology & Electronic Engineering, 2023, 24(3): 447-456. DOI： 10.1631/FITEE.2200095.

摘要

可逆逻辑由于其固有的降低能量耗散的能力最近受到极大关注。这种降低能量耗散的能力是低功耗数字电路的首要需求。可逆逻辑是相关研究的最新领域之一，在纳米技术、DNA计算、量子计算、容错和低功耗互补金属氧化物半导体（CMOS）等方面都有广泛应用。一个电路如果具有相同数量的输入和输出，并且是一一对应的，则被归类为可逆电路。如果输入和输出的异或门相等，则可逆电路是保守的。此外，量子点元胞自动机（QCA）是最先进的方法之一，可以替代传统技术。因此，本文提出一种低功耗、高速度的高效保守门。首先提出一个可逆门ANG (Ahmadpour Navimipour Gate)，然后在QCA技术中实现非抗性ANG和可逆容错ANG两种结构。通过米勒算法实现所提可逆门，并通过2DW（二维设计）时钟电路图实现可逆容错ANG。此外，在不同的能量范围（0.5Ek，1.0Ek和1.5Ek）评估所提ANG门的功耗，并使用QCADesigner 2.0.03和QCAPro软件进行结构模拟和功耗分析。与之前的设计相比，所提可逆门具有很大提升。

Abstract

Reversible logic has recently gained significant interest due to its inherent ability to reduce energy dissipation

which is the primary need for low-power digital circuits. One of the newest areas of relevant study is reversible logic

which has applications in many areas

including nanotechnology

DNA computing

quantum computing

fault tolerance

and low-power complementary metal-oxide-semiconductor (CMOS). An electrical circuit is classified as reversible if it has an equal number of inputs and outputs

and a one-to-one relationship. A reversible circuit is conservative if the EXOR of the inputs and the EXOR of the outputs are equivalent. In addition

quantum-dot cellular automata (QCA) is one of the state-of-the-art approaches that can be used as an alternative to traditional technologies. Hence

we propose an efficient conservative gate with low power demand and high speed in this paper. First

we present a reversible gate called ANG (Ahmadpour Navimipour Gate). Then

two non-resistant QCA ANG and reversible fault-tolerant ANG structures are implemented in QCA technology. The suggested reversible gate is realized through the Miller algorithm. Subsequently

reversible fault-tolerant ANG is implemented by the 2DW clocking scheme. Furthermore

the power consumption of the suggested ANG is assessed under different energy ranges (0.5Ek

1.0Ek

and 1.5Ek). Simulations of the structures and analysis of their power consumption are performed using QCADesigner 2.0.03 and QCAPro software. The proposed gate shows great improvements compared to recent designs.

关键词

Keywords

references

Abedi D , Jaberipur G , Sangsefidi M , 2015 . Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover . IEEE Trans Nanotechnol , 14 ( 3 ): 497 - 504 . https://doi.org/10.1109/TNANO.2015.2409117 https://doi.org/10.1109/TNANO.2015.2409117

Ahmadpour SS , Mosleh M , 2020 . A novel ultra‐dense and low‐power structure for fault‐tolerant three‐input majority gate in QCA technology . Concurr Comput Pract Exp , 32 ( 5 ): e5548 . https://doi.org/10.1002/cpe.5548 https://doi.org/10.1002/cpe.5548

Ahmadpour SS , Navimipour NJ , Mosleh M , et al. , 2022 . An efficient and energy-aware design of a novel nano-scale reversible adder using a quantum-based platform . Nano Commun Netw , 34 : 100412 . https://doi.org/10.1016/j.nancom.2022.100412 https://doi.org/10.1016/j.nancom.2022.100412

Bahar AN , Wahid KA , 2020 . Design of QCA-serial parallel multiplier (QSPM) with energy dissipation analysis . IEEE Trans Circ Syst II Express Briefs , 67 ( 10 ): 1939 - 1943 . https://doi.org/10.1109/TCSII.2019.2953866 https://doi.org/10.1109/TCSII.2019.2953866

Bennett CH , 1973 . Logical reversibility of computation . IBM J Res Dev , 17 ( 6 ): 525 - 532 . https://doi.org/10.1147/rd.176.0525 https://doi.org/10.1147/rd.176.0525

Bhanja S , Sarkar S , 2008 . Thermal switching error versus delay tradeoffs in clocked QCA circuits . IEEE Trans Very Large Scale Integr Syst , 16 ( 5 ): 528 - 541 . https://doi.org/10.1109/TVLSI.2007.915448 https://doi.org/10.1109/TVLSI.2007.915448

Campos CAT , Marciano AL , Neto OPV , et al. , 2016 . USE: a universal, scalable, and efficient clocking scheme for QCA . IEEE Trans Comput-Aided Des Integr Circ Syst , 35 ( 3 ): 513 - 517 . https://doi.org/10.1109/TCAD.2015.2471996 https://doi.org/10.1109/TCAD.2015.2471996

Feynman RP , 1986 . Quantum mechanical computers . Found Phys , 16 ( 6 ): 507 - 531 . https://doi.org/10.1007/BF01886518 https://doi.org/10.1007/BF01886518

Fredkin E , Toffoli T , 1982 . Conservative logic . Int J Theor Phys , 21 ( 3-4 ): 219 - 253 . https://doi.org/10.1007/BF01857727 https://doi.org/10.1007/BF01857727

Gong X , Wang LX , Mou YY , et al. , 2022 . Improved four-channel PBTDPA control strategy using force feedback bilateral teleoperation system . Int J Contr Autom Syst , 20 ( 3 ): 1002 - 1017 . https://doi.org/10.1007/s12555-021-0096-y https://doi.org/10.1007/s12555-021-0096-y

Haghparast M , Navi K , 2008a . Design of a novel fault tolerant reversible full adder for nanotechnology based systems . World Appl Sci J , 3 ( 1 ): 114 - 118 .

Haghparast M , Navi K , 2008b . A novel fault tolerant reversible gate for nanotechnology based systems . Am J Appl Sci , 5 ( 5 ): 519 - 523 . https://doi.org/10.3844/ajassp.2008.519.523 https://doi.org/10.3844/ajassp.2008.519.523

Kundu A , Das JC , De D , 2022 . RSCV: reversible select, cross and variation architecture in quantum‐dot cellular automata . IET Quant Commun , 3 ( 2 ): 139 - 149 . https://doi.org/10.1049/qtc2.12040 https://doi.org/10.1049/qtc2.12040

Landauer R , 1961 . Irreversibility and heat generation in the computing process . IBM J Res Dev , 5 ( 3 ): 183 - 191 . https://doi.org/10.1147/rd.53.0183 https://doi.org/10.1147/rd.53.0183

Liu KQ , Ke F , Huang X , et al. , 2021 . DeepBAN: a temporal convolution-based communication framework for dynamic WBANs . IEEE Trans Commun , 69 ( 10 ): 6675 - 6690 . https://doi.org/10.1109/TCOMM.2021.3094581 https://doi.org/10.1109/TCOMM.2021.3094581

Miller DM , Maslov D , Dueck GW , 2003 . A transformation based algorithm for reversible logic synthesis . Proc Design Automation Conf , p. 318 - 323 . https://doi.org/10.1145/775832.775915 https://doi.org/10.1145/775832.775915

Noorallahzadeh M , Mosleh M , 2019 . Efficient designs of reversible latches with low quantum cost . IET Circ Dev Syst , 13 ( 6 ): 806 - 815 . https://doi.org/10.1049/iet-cds.2018.5240 https://doi.org/10.1049/iet-cds.2018.5240

Noorallahzadeh M , Mosleh M , 2020 . Parity-preserving reversible flip-flops with low quantum cost in nanoscale . J Supercomput , 76 ( 3 ): 2206 - 2238 .‏ https://doi.org/10.1007/s11227-019-03074-3 https://doi.org/10.1007/s11227-019-03074-3

Norouzi M , Heikalabad SR , Salimzadeh F , 2020 . A reversible ALU using HNG and Ferdkin gates in QCA nanotechnology . Int J Circ Theory Appl , 48 ( 8 ): 1291 - 1303 . https://doi.org/10.1002/cta.2799 https://doi.org/10.1002/cta.2799

Parhami B , 2006 . Fault-tolerant reversible circuits . Proc 40 th Asilomar Conf on Signals Systems Computers , p. 1726 - 1729 . https://doi.org/10.1109/ACSSC.2006.355056 https://doi.org/10.1109/ACSSC.2006.355056

Pramanik AK , Bhowmik D , Pal J , et al. , 2022 . Towards the realization of regular clocking-based QCA circuits using genetic algorithm . Comput Electr Eng , 97 : 107640 . https://doi.org/10.1016/j.compeleceng.2021.107640 https://doi.org/10.1016/j.compeleceng.2021.107640

Roohi A , Zand R , Angizi S , et al. , 2018 . A parity-preserving reversible QCA gate with self-checking cascadable resiliency . IEEE Trans Emerg Top Comput , 6 ( 4 ): 450 - 459 . https://doi.org/10.1109/TETC.2016.2593634 https://doi.org/10.1109/TETC.2016.2593634

Roy R , Sarkar S , Dhar S , 2021 . Design and testing of a reversible ALU by quantum cells automata electro-spin technology . J Supercomput , 77 ( 12 ): 13601 - 13628 . https://doi.org/10.1007/s11227-021-03767-8 https://doi.org/10.1007/s11227-021-03767-8

Safaiezadeh B , Mahdipour E , Haghparast M , et al. , 2022 . Novel design and simulation of reversible ALU in quantum dot cellular automata . J Supercomput , 78 ( 1 ): 868 - 882 . https://doi.org/10.1007/s11227-021-03860-y https://doi.org/10.1007/s11227-021-03860-y

Taskin B , Hong B , 2008 . Improving line-based QCA memory cell design through dual phase clocking . IEEE Trans Very Large Scale Integr Syst , 16 ( 12 ): 1648 - 1656 . https://doi.org/10.1109/TVLSI.2008.2003171 https://doi.org/10.1109/TVLSI.2008.2003171

Vankamamidi V , Ottavi M , Lombardi F , 2008 . Two-dimensional schemes for clocking/timing of QCA circuits . IEEE Trans Comput-Aided Des Integr Circ Syst , 27 ( 1 ): 34 - 44 . https://doi.org/10.1109/TCAD.2007.907020 https://doi.org/10.1109/TCAD.2007.907020

Walus K , Dysart TJ , Jullien GA , et al. , 2004 . QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata . IEEE Trans Nanotechnol , 3 ( 1 ): 26 - 31 . https://doi.org/10.1109/TNANO.2003.820815 https://doi.org/10.1109/TNANO.2003.820815

Wang JW , Tian JW , Zhang X , et al. , 2022 . Control of time delay force feedback teleoperation system with finite time convergence . Front Neurorobot , 16 : 877069 . https://doi.org/10.3389/fnbot.2022.877069 https://doi.org/10.3389/fnbot.2022.877069

Wang Z , Ramamoorthy R , Xi XJ , et al. , 2022 . Synchronization of the neurons coupled with sequential developing electrical and chemical synapses . Math Biosci Eng , 19 ( 2 ): 1877 - 1890 . https://doi.org/10.3934/mbe.2022088 https://doi.org/10.3934/mbe.2022088

Views

Downloads

CSCD

Alert me when the article has been cited

Submit

Tools

Publicity Resources

Low-power, high-speed, and area-efficient sequential circuits by quantum-dot cellular automata: T-latch and counter study

Nanoscale cryptographic architecture design using quantum-dot cellular automata

Reversible binary subtractor design using quantum dot-cellular automata

Related Author

Mohammad GHOLAMI

Zaman AMIRZADEH

Bikash DEBNATH

Jadav Chandra DAS

Debashis DE

Jadav Chandra DAS

Debashis DE

Mohammad Gholami

Related Institution

Department of Electrical Engineering, Faculty of Engineering and Technology, University of Mazandaran

Department of Electrical Engineering, Mazandaran University of Science and Technology

Department of Computer Science and Engineering, Swami Vivekananda Institute of Science and Technology, West Bengal

Department of Computer Science and Engineering, West Bengal University of Technology, Kolkata

Chat

Address：Zhejiang University Press, 148 Tianmushan Road, Hangzhou, China Postal code：310028
Tel：+86-571-88273162 Email：fitee@zju.edu.cn
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰