An efficient hardware design for HDTV H.264/AVC encoder

Liang WEI; Dan-dan DING; Juan DU; Bin-bin YU; Lu YU

doi:10.1631/jzus.C1000201

Your Location：

Home >

Browse articles >

An efficient hardware design for HDTV H.264/AVC encoder

Electronic Engineering | Updated：2022-08-31

- An efficient hardware design for HDTV H.264/AVC encoder
- An efficient hardware design for HDTV H.264/AVC encoder
- Frontiers of Information Technology & Electronic Engineering Vol. 12, Issue 6, Pages: 499-506(2011)
- Affiliations：
  
  1.Institute of Information and Communication Engineering, Zhejiang University, Hangzhou 310027, China
  2.Zhejiang Provincial Key Laboratory of Information Network Technology, Hangzhou 310027, China
- Author bio：
  
  E-mail:weiliang33@126.com
  ‡Corresponding Author
- Funds：
- DOI：10.1631/jzus.C1000201
  CLC：
- Received：16 June 2010，
  
  Revised：2011-05-05，
  
  Accepted：17 February 2011，
  
  Published：2011-06
- Accepted：
Scan QR Code
Liang WEI, Dan-dan DING, Juan DU, et al. An efficient hardware design for HDTV H.264/AVC encoder[J]. Frontiers of Information Technology & Electronic Engineering, 2011, 12(6): 499-506.
DOI：

Liang WEI, Dan-dan DING, Juan DU, et al. An efficient hardware design for HDTV H.264/AVC encoder[J]. Frontiers of Information Technology & Electronic Engineering, 2011, 12(6): 499-506. DOI： 10.1631/jzus.C1000201.

摘要

Abstract

This paper presents a hardware efficient high definition television (HDTV) encoder for H.264/AVC. We use a two-level mode decision (MD) mechanism to reduce the complexity and maintain the performance

and design a sharable architecture for normal mode fractional motion estimation (NFME)

special mode fractional motion estimation (SFME)

and luma motion compensation (LMC)

to decrease the hardware cost. Based on these technologies

we adopt a four-stage macro-block pipeline scheme using an efficient memory management strategy for the system

which greatly reduces on-chip memory and bandwidth requirements. The proposed encoder uses about 1126k gates with an average Bjontegaard-Delta peak signal-to-noise ratio (BD-PSNR) decrease of 0.5 dB

compared with JM15.0. It can fully satisfy the real-time video encoding for 1080p@30 frames/s of H.264/AVC high profile.

关键词

Keywords

references

Views

Downloads

CSCD

Alert me when the article has been cited

Submit

Tools

Publicity Resources

High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding

GaAs pHEMT multi-band/multi-mode SP9T switch for quad-band GSM and UMTS handsets applications

Related Author

Kai HUANG

De MA

Rong-jie YAN

Hai-tong GE

Xiao-lang YAN

Xiao-ying WANG

Wen-ting GUO

Yang-yang PENG

Related Institution

Institute of VLSI Design, Zhejiang University

State Key Laboratory of Computer Science, Institute of Software, Chinese Academy of Sciences

C-Sky Micro-System Company, Hangzhou

Zhejiang California International Nanosystems Institute (ZCNI), Zhejiang University

Chat

Address：Zhejiang University Press, 148 Tianmushan Road, Hangzhou, China Postal code：310028
Tel：+86-571-88273162 Email：fitee@zju.edu.cn
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰