

FOLLOWUS
1.School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran
2.Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA
[ "Ali AFZALI-KUSHA, E-mail: afzali@ut.ac.ir" ]
Received:07 April 2011,
Revised:2011-12-;8,
Published:2012-01
Scan QR Code
Behrouz AFZAL, Behzad EBRAHIMI, Ali AFZALI-KUSHA, et al. An accurate analytical
Behrouz AFZAL, Behzad EBRAHIMI, Ali AFZALI-KUSHA, et al. An accurate analytical
We propose an accurate model to describe the
I
-
V
characteristics of a sub-90-nm metal–oxide–semiconductor field-effect transistor (MOSFET) in the linear and saturation regions for fast analytical calculation of the current. The model is based on the BSIM3v3 model. Instead of using constant threshold voltage and early voltage
as is assumed in the BSIM3v3 model
we define these voltages as functions of the gate-source voltage. The accuracy of the model is verified by comparison with HSPICE for the 90-
65-
45-
and 32-nm CMOS technologies. The model shows better accuracy than the
n
th-power and BSIM3v3 models. Then
we use the proposed
I
-
V
model to calculate the read static noise margin (SNM) of nano-scale conventional 6T static random-access memory (SRAM) cells with high accuracy. We calculate the read SNM by approximating the inverter transfer voltage characteristic of the cell in the regions where vertices of the maximum square of the butterfly curves are placed. The results for the SNM are also in excellent agreement with those of the HSPICE simulation for 90-
65-
45-
and 32-nm technologies. Verification in the presence of process variations and negative bias temperature instability (NBTI) shows that the model can accurately predict the minimum supply voltage required for a target yield.
K. Agarwal , , , S. Nassif . . The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies . . IEEE Trans.Very Large Scale Integr.Syst. , , 2008 . . 16 ( ( 1 ): ): 86 - - 97 . . DOI: 10.1109/TVLSI.2007.909792 http://doi.org/10.1109/TVLSI.2007.909792 . .
A.J. Bhavnagarwala , , , B.L. Austin , , , K.A. Bowman , , , J.D. Meindl . . A minimum total power methodology for projecting limits on CMOS GSI . . IEEE Trans.Very Large Scale Integr.Syst. , , 2000 . . 8 ( ( 3 ): ): 235 - - 251 . . DOI: 10.1109/92.845891 http://doi.org/10.1109/92.845891 . .
A.J. Bhavnagarwala , , , X. Tang , , , J.D. Meindl . . The impact of intrinsic device fluctuations on CMOS SRAM cell stability . . IEEE J.Sol.-State Circ. , , 2001 . . 36 ( ( 4 ): ): 658 - - 665 . . DOI: 10.1109/4.913744 http://doi.org/10.1109/4.913744 . .
B. Calhoun , , , A. Chandrakasan . . Static noise margin variation for sub-threshold SRAM in 65-nm CMOS . . IEEE J.Sol.-State Circ. , , 2006 . . 41 ( ( 7 ): ): 1673 - - 1679 . . DOI: 10.1109/JSSC.2006.873215 http://doi.org/10.1109/JSSC.2006.873215 . .
Q. Chen , , , A. Guha , , , K. Roy . . An Accurate Analytical SNM Modeling Technique for SRAMs Based on Butterworth Filter Function . . Proc.Int.Conf.on VLSI Design , , 2007 . . p.615 - - 620 . . DOI: 10.1109/VLSID.2007.29 http://doi.org/10.1109/VLSID.2007.29 . .
Y. Cheng , , , M. Chan , , , K. Hui , , , M.C. Jeng , , , Z. Liu , , , J. Huang , , , K. Chen , , , P. Ko , , , C. Hu . . BSIM3v3 MOSFET Model User's Manual . . Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA , , 1995 . . .
R.M. Chiulli . . Quantitative Analysis: an Introduction.Gordon and Breach Science Publishers , , : : the Netherlands Amsterdam , , 1999 . . .
A. Hiroki , , , A. Yamate , , , M. Yamada . . An Analytical MOSFET Model Including Gate Voltage Dependence of Channel Length Modulation Parameter for 20nm CMOS . . Proc.Int.Conf.on Electrical and Computer Engineering , , 2008 . . p.139 - - 143 . . DOI: 10.1109/ICECE.2008.4769188 http://doi.org/10.1109/ICECE.2008.4769188 . .
V.P.H. Hu , , , Y.S. Wu , , , M.L. Fan , , , P. Su , , , C.T. Chuang . . Static noise margin of ultrathin-body SOI subthreshold SRAM cells—an assessment based on analytical solutions of Poisson's equation . . IEEE Trans.Electron Dev. , , 2009 . . 56 ( ( 9 ): ): 2120 - - 2127 . . DOI: 10.1109/TED.2009.2026322 http://doi.org/10.1109/TED.2009.2026322 . .
K. Kang , , , H. Kufluoglu , , , K. Roy , , , M.A. Alam . . Impact of negative-bias temperature instability in nanoscale SRAM array: modeling and analysis . . IEEE Trans.Comput.-Aided Des.Integr.Circ.Syst. , , 2007 . . 26 ( ( 10 ): ): 1770 - - 1781 . . DOI: 10.1109/TCAD.2007.896317 http://doi.org/10.1109/TCAD.2007.896317 . .
Y. Li , , , C.H. Hwang , , , T.Y. Li . . Discrete-dopant-induced timing fluctuation and suppression in nanoscale CMOS circuit . . IEEE Trans.Circ.Syst.Ⅱ , , 2009 . . 56 ( ( 5 ): ): 379 - - 383 . . DOI: 10.1109/TCSII.2009.2019168 http://doi.org/10.1109/TCSII.2009.2019168 . .
J. Lohstroh , , , E. Seevinck , , , J. DeGroot . . Worst-case static noise margin criteria for logic circuits and their mathematical equivalence . . IEEE J.Sol.-State Circ. , , 1983 . . 18 ( ( 6 ): ): 803 - - 807 . . DOI: 10.1109/JSSC.1983.1052035 http://doi.org/10.1109/JSSC.1983.1052035 . .
T.H. Morshed , , , W. Yang , , , M.V. Dunga , , , X. Xi , , , J. He , , , W. Liu , , , Kanyu , , , M. Cao , , , X. Jin , , , J.J. Ou , , , 等 . . BSIM4.6.4 MOSFET Model User's Manual . . Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA , , 2009 . . .
S. Mukhopadhyay , , , H. Mahmoodi , , , K. Roy . . Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS . . IEEE Trans.Comput.-Aided Des.Integr.Circ.Syst. , , 2005 . . 24 ( ( 12 ): ): 1859 - - 1880 . . DOI: 10.1109/TCAD.2005.852295 http://doi.org/10.1109/TCAD.2005.852295 . .
M. Orshansky , , , S. Nassif , , , D. Boning . . Design for Manufacturability and Statistical Design: a Constructive Approach . . Springer Science+Business Media, LLC, New York, USA , , 2008 . . .
H. Park , , , S.C. Song , , , S.H. Woo , , , M.H. Abu-Rahma , , , L. Ge , , , M.G. Kang , , , B.M. Han , , , J. Wang , , , R. Choi , , , J.W. Yang , , , 等 . . Accurate Projection of V ccmin by Modeling Dual Slope in FinFET Based SRAM, and Impact of Long Term Reliability on End of Life V ccmin . . Proc.IEEE Int.Reliability Physics Symp. , , 2010 . . p.1008 - - 1013 . . DOI: 10.1109/IRPS.2010.5488684 http://doi.org/10.1109/IRPS.2010.5488684 . .
T. Sakurai , , , A.R. Newton . . Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas . . IEEE J.Sol.-State Circ. , , 1990 . . 25 ( ( 2 ): ): 584 - - 594 . . DOI: 10.1109/4.52187 http://doi.org/10.1109/4.52187 . .
T. Sakurai , , , A.R. Newton . . A simple MOSFET model for circuit analysis . . IEEE Trans.Electron Dev. , , 1991 . . 38 ( ( 4 ): ): 887 - - 894 . . DOI: 10.1109/16.75219 http://doi.org/10.1109/16.75219 . .
D.K. Schroder , , , J.A. Babcock . . Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing . . J.Appl.Phys. , , 2003 . . 94 ( ( 1 ): ): 1 - - 8 . . DOI: 10.1063/1.1567461 http://doi.org/10.1063/1.1567461 . .
E. Seevinck , , , F. List , , , J. Lohstroh . . Static-noise margin analysis of MOS transistors . . IEEE J.Sol.-State Circ. , , 1987 . . 22 ( ( 5 ): ): 748 - - 754 . . DOI: 10.1109/JSSC.1987.1052809 http://doi.org/10.1109/JSSC.1987.1052809 . .
Y. Tsividis . . Operation and Modeling of the MOS Transistor , , : : USA Oxford University Press , , 2003 . . .
Publicity Resources
Related Articles
Related Author
Related Institution
京公网安备11010802024621