High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding

Kai HUANG; De MA; Rong-jie YAN; Hai-tong GE; Xiao-lang YAN

doi:10.1631/jzus.C1200250

Your Location：

Home >

Browse articles >

High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding

Electronic Engineering | Updated：2022-12-09

- High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding
- High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding
- Frontiers of Information Technology & Electronic Engineering Vol. 14, Issue 6, Pages: 449-463(2013)
- Affiliations：
  
  1.Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
  2.State Key Laboratory of Computer Science, Institute of Software, Chinese Academy of Sciences, Beijing 100190, China
  3.Hangzhou C-Sky Micro-System Company, Hangzhou 310012, China
- Author bio：
  
  [ "Kai HUANG, E-mail: huangk@vlsi.zju.edu.cn" ]
  Rong-jie YAN, yrj@ios.ac.cn
- Funds：
- DOI：10.1631/jzus.C1200250
  CLC： TN919.8
- Published：2013-06，
  
  Received：28 August 2012，
  
  Revised：13 May 2013，
- Accepted：
Scan QR Code
KAI HUANG, DE MA, RONG-JIE YAN, et al. High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding. [J]. Frontiers of information technology & electronic engineering, 2013, 14(6): 449-463.
DOI：

KAI HUANG, DE MA, RONG-JIE YAN, et al. High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding. [J]. Frontiers of information technology & electronic engineering, 2013, 14(6): 449-463. DOI： 10.1631/jzus.C1200250.

摘要

Abstract

Context-based adaptive binary arithmetic coding (CABAC) is the major entropy-coding algorithm employed in H.264/AVC. In this paper

we present a new VLSI architecture design for an H.264/AVC CABAC decoder

which optimizes both decode decision and decode bypass engines for high throughput

and improves context model allocation for efficient external memory access. Based on the fact that the most possible symbol (MPS) branch is much simpler than the least possible symbol (LPS) branch

a newly organized decode decision engine consisting of two serially concatenated MPS branches and one LPS branch is proposed to achieve better parallelism at lower timing path cost. A look-ahead context index (ctxIdx) calculation mechanism is designed to provide the context model for the second MPS branch. A head-zero detector is proposed to improve the performance of the decode bypass engine according to UEGk encoding features. In addition

to lower the frequency of memory access

we reorganize the context models in external memory and use three circular buffers to cache the context models

neighboring information

and bit stream

respectively. A pre-fetching mechanism with a prediction scheme is adopted to load the corresponding content to a circular buffer to hide external memory latency. Experimental results show that our design can operate at 250 MHz with a 20.71k gate count in SMIC18 silicon technology

and that it achieves an average data decoding rate of 1.5 bins/cycle.

关键词

Keywords

H.264/AVCContext-based adaptive binary arithmetic coding (CABAC)DecoderVLSI

references

K.H. Chang , , , Y.L. Lin . . A Very High Throughput Fully Hardwired CABAC Decoder . . Int. Symp. on Intelligent Signal Processing and Communication Systems , , 2009 . . p.200 --203 . . DOI:10.1109/ISPACS.2009.5383868http://doi.org/10.1109/ISPACS.2009.5383868 ..

J.W. Chen , , , Y.L. Lin . . A High-Performance Hardwired CABAC Decoder . . IEEE Int. Conf. on Acoustics, Speech and Signal Processing , , 2007 . . p.37 --40 . . DOI:10.1109/ICASSP.2007.366166http://doi.org/10.1109/ICASSP.2007.366166 ..

ITU-T Recommendation H.264 . . Advanced Video Coding for Generic Audiovisual Services . . Telecommunication Standardization Sector of International Telecommunication Union , , 2003 . ..

M.Y. Kuo , , , Y. Li , , , C.Y. Lee . . An Area-Efficient High-Accuracy Prediction-Based CABAC Decoder Architecture for H.264/AVC . . IEEE Int. Symp. on Circuit and Systems , , 2011 . . p.160 --163 . . DOI:10.1109/ISCAS.2011.5937974http://doi.org/10.1109/ISCAS.2011.5937974 ..

C.S. Li , , , K. Huang , , , X.L. Yan , , , J. Feng , , , D. Ma , , , H.T. Ge . . A High Efficient Memory Architecture for H.264/AVC Motion Compensation . . IEEE Int. Conf. on Application-Specific Architecture and Processors , , 2010 . . p.239 --245 . . DOI:10.1109/ASAP.2010.5540963http://doi.org/10.1109/ASAP.2010.5540963 ..

C.S. Li , , , K. Huang , , , S.W. Xiu , , , D. Ma , , , H.T. Ge , , , X.L. Yan . . High efficient pipeline design and implementation for sub-pixel interpolation process in H.264/AVC . . J. Zhejiang Univ. (Eng. Sci.) , , 2011 . . 45 ((7 ):):1187 --1193 . . DOI:10.3785/j.issn.1008-973X.2011.07.008http://doi.org/10.3785/j.issn.1008-973X.2011.07.008 ..

Y.H. Liao , , , G.L. Li , , , T.S. Chang . . A highly efficient VLSI architecture for H.264/AVC level 5.1 CABAC decoder . . IEEE Trans. Circ. Syst. Video Technol. , , 2012 . . 22 ((2 ):):272 --281 . . DOI:10.1109/TCSVT.2011.2160752http://doi.org/10.1109/TCSVT.2011.2160752 ..

D. Ma , , , K. Huang , , , H.F. Chen , , , M. Yu , , , X.L. Yan . . Mixed increasing filter pipeline design for H.264/AVC deblocking filter . . J. Zhejiang Univ. (Eng. Sci.) , , 2011 . . 45 ((7 ):):1206 --1214 . . DOI:10.3785/j.issn.1008-973X.2011.07.011http://doi.org/10.3785/j.issn.1008-973X.2011.07.011 ..

B. Shi , , , W. Zheng , , , H.S. Lee , , , D.X. Li , , , M. Zhang . . Pipelined Architecture Design of H.264/AVC CABAC Real-Time Decoding . . 4th IEEE Int. Conf. on Circuits and Systems for Communications , , 2008 . . p.492 --496 . . DOI:10.1109/ICCSC.2008.110http://doi.org/10.1109/ICCSC.2008.110 ..

K. Xu , , , C.S. Choy , , , C.F. Chan , , , K.P. Pun . . Power-Efficient VLSI Implementation of Bit Stream Parsing in H.264/AVC Decoder . . IEEE Int. Symp. on Circuit and Systems , , 2006 . . p.984 --988 . . DOI:10.1109/ISCAS.2006.1693839http://doi.org/10.1109/ISCAS.2006.1693839 ..

Y.C. Yang , , , J.I. Guo . . High-throughput H.264/AVC high-profile CABAC decoder for HDTV applications . . IEEE Trans. Circ. Syst. Video Technol. , , 2009 . . 19 ((9 ):):1395 --1399 . . DOI:10.1109/TCSVT.2009.2020340http://doi.org/10.1109/TCSVT.2009.2020340 ..

Y.C. Yang , , , C.C. Lin , , , H.C. Chang , , , C.L. Su , , , J.I. Guo . . A High Throughput VLSI Architecture Design for H.264 Context-Based Adaptive Binary Arithmetic Decoding with Look Ahead Parsing . . IEEE Int. Conf. on Multimedia and Expo , , 2006 . . p.357 --360 . . DOI:10.1109/ICME.2006.262510http://doi.org/10.1109/ICME.2006.262510 ..

W. Yu , , , Y. He . . A high performance CABAC decoding architecture . . IEEE Trans. Consum. Electron. , , 2005 . . 51 ((4 ):):1352 --1359 . . DOI:10.1109/TCE.2005.1561867http://doi.org/10.1109/TCE.2005.1561867 ..

T.C. Yuan . . A Novel Pipeline Architecture for H.264/AVC CABAC Decoder . . IEEE Asia Pacific Conf. on Circuit and Systems , , 2008 . . p.208 --311 . . DOI:10.1109/APCCAS.2008.4746021http://doi.org/10.1109/APCCAS.2008.4746021..

Views

Downloads

CSCD

Alert me when the article has been cited

Submit

Tools

Publicity Resources

An efficient hardware design for HDTV H.264/AVC encoder

Related Author

Liang WEI

Dan-dan DING

Juan DU

Bin-bin YU

Lu YU

Related Institution

Institute of Information and Communication Engineering, Zhejiang University

Zhejiang Provincial Key Laboratory of Information Network Technology

Address：Zhejiang University Press, 148 Tianmushan Road, Hangzhou, China Postal code：310028
Tel：+86-571-88273162 Email：fitee@zju.edu.cn
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰