Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system

Mao-qun YAO; Li-bin ZHANG

doi:10.1631/jzus.C1300069

Your Location：

Home >

Browse articles >

Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system

Electronic Engineering | Updated：2022-12-09

- Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system
- Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system
- Frontiers of Information Technology & Electronic Engineering Vol. 14, Issue 10, Pages: 808-814(2013)
- Affiliations：
  
  1.Hangzhou Institute Service Engineering, Hangzhou Normal University, Hangzhou 310036, China
  2.School of Information Science and Engineering, Hangzhou Normal University, Hangzhou 310036, China
- Author bio：
  
  [ "Mao-qun YAO, E-mail: yaomaoqun@163.com" ]
  [ "Li-bin ZHANG, E-mail: zhanglibinheihei@163.com" ]
- Funds：
- DOI：10.1631/jzus.C1300069
  CLC： TN432
- Received：21 March 2013，
  
  Revised：2013-;9-16，
  
  Published：2013-10
- Accepted：
Scan QR Code
Mao-qun YAO, Li-bin ZHANG. Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system[J]. Frontiers of Information Technology & Electronic Engineering, 2013, 14(10): 808-814.
DOI：

Mao-qun YAO, Li-bin ZHANG. Emitter-couple logic circuit design based on the threshold-arithmetic algebraic system[J]. Frontiers of Information Technology & Electronic Engineering, 2013, 14(10): 808-814. DOI： 10.1631/jzus.C1300069.

摘要

Abstract

Based on the threshold-arithmetic algebraic system which has been proposed for current-mode circuit design

we propose a systematic methodology for emitter-couple logic (ECL) circuit design. Compared to the traditional methodologies and the theory of differential current switches

the proposed methodology uses the HE map and the characteristics of the internal current signals of ECL circuits to determine the external voltage signals. The operations of the HE map are direct and simple

and the current signals are easy to add or subtract

which make this methodology more flexible

direct

and effective

and make it possible to design arbitrary binary and multi-valued logic functions. Two example circuits are designed and simulated by HSPICE using 0.18 μm TSMC technology. Simulation results confirm the validity of the proposed methodology.

关键词

Keywords

references

A. Arbabian , , , S. Callender , , , S. Kang , , , B. Afshar , , , J.C. Chien , , , A.M. Niknejad . . A 90 GHz hybrid switching pulsed- transmitter for medical imaging . . IEEE J. Sol.-State Circ. , , 2010 . . 45 ( ( 12 ): ): 2667 - - 2681 . . DOI: 10.1109/JSSC.2010.2077150 http://doi.org/10.1109/JSSC.2010.2077150 . .

M.M. Arjmand , , , M. Soryani , , , K. Navi , , , M.A. Tehrani . . A Novel Ternary-to-Binary Converter in Quantum-Dot Cellular Automata . . IEEE Computer Society Annual Symp. on VLSI , , 2012 . . p.147 - - 152 . . . .

H. Gustat , , , U. Jagdhold , , , F. Winkler , , , M. Appel , , , G. Kell . . Differential ECL/CML Synthesis for SiGe BiCMOS . . IEEE Compound Semiconductor Integrated Circuits Symp. , , 2008 . . p.1 - - 4 . . DOI: 10.1109/CSICS.2008.55 http://doi.org/10.1109/CSICS.2008.55 . .

G. Hang , , , X. Wu . . Current-Mode CMOS Circuits Design Based on Current Threshold-Controllable Technique . . Proc. IEEE Asia Pacific Conf. on Circuits and Systems , , 2000 . . p.529 - - 532 . . . .

L. Lanni , , , R. Ghandi , , , B. Malm , , , C. Zetterling , , , M. Ostling . . Design and characterization of high-temperature ECL-based bipolar integrated circuits in 4H-SiC . . IEEE Trans. Electron Dev. , , 2012 . . 59 ( ( 4 ): ): 1076 - - 1083 . . DOI: 10.1109/TED.2011.2182514 http://doi.org/10.1109/TED.2011.2182514 . .

M. Lin , , , W. Lv , , , L. Sun . . Design of ternary D flip-flop with pre-set and pre-reset functions based on resonant tunneling diode literal circuits . . J. Zhejiang Univ.-Sci. C (Comput. & Electron.) , , 2011 . . 12 ( ( 6 ): ): 507 - - 514 . . DOI: 10.1631/jzus.C1000222 http://doi.org/10.1631/jzus.C1000222 . .

S. Lin , , , Y.B. Kim , , , F. Lombardi . . Design of a ternary memory cell using CNTFETs . . IEEE Trans. Nanotechnol. , , 2012 . . 11 ( ( 5 ): ): 1019 - - 1025 . . DOI: 10.1109/TNANO.2012.2211614 http://doi.org/10.1109/TNANO.2012.2211614 . .

E. Mavrek , , , I. Loncaric , , , I. Poljak , , , M. Koricic , , , T. Suligoj . . Effect of Parasitic RLC Parameters in Bias Networks on ECL Delay Time . . Proc. 33rd Int. Convention on Information and Communication Technology, Electronics and Microelectronics , , 2010 . . p.73 - - 77 . . . .

M.H. Moaiyeri , , , A. Doostaregan , , , K. Navi . . Design of energy-efficient and robust ternary circuits for nanotechnology . . IET Circ. Dev. Syst. , , 2011 . . 5 ( ( 4 ): ): 285 - - 296 . . DOI: 10.1049/iet-cds.2010.0340 http://doi.org/10.1049/iet-cds.2010.0340 . .

C. Vudadha , , , P.S. Phaneendra , , , G. Makkena , , , V. Sreehari , , , N.M. Muthukrishnan , , , M.B. Srinivas . . Design of CNFET Based Ternary Comparator Using Grouping Logic . . IEEE Faible Tension Faible Consommation , , 2012 . . p.1 - - 4 . . DOI: 10.1109/FTFC.2012.6231748 http://doi.org/10.1109/FTFC.2012.6231748 . .

X. Wu . . Design Principles of Multivalued Logic Circuits . . Hangzhou University Press, Hangzhou, China , , 1994 . . p.20 - - 24 . . . .

X. Wu , , , Z. Zhang . . Theory of differential current switches and logic design of ternary ECL circuits at switch level . . Int. J. Electron. , , 1991 . . 71 ( ( 6 ): ): 1023 - - 1035 . . DOI: 10.1080/00207219108925543 http://doi.org/10.1080/00207219108925543 . .

X. Wu , , , X. Deng , , , S. Ying . . Design of ternary current- mode CMOS circuits based on switch-signal theory . . J. Electron. , , 1993 . . 10 ( ( 3 ): ): 193 - - 202 . . . .

X. Wu , , , Q. Qiu , , , M. Pedram . . A synthesis methodology for ECL circuits based on mixed voltage-current representation . . J. Electron. , , 1999 . . 21 ( ( 3 ): ): 384 - - 390 . . . .

G. Zhang , , , M. Yao , , , J. Shi . . HE map and its application in the design of I2L circuits . . J. Circ. Syst. , , 2011 . . 16 ( ( 6 ): ): 94 - - 98 . . . .

Views

Downloads

CSCD

Alert me when the article has been cited

Submit

Tools

Publicity Resources

No data

Related Author

No data

Related Institution

No data

Chat

Address：Zhejiang University Press, 148 Tianmushan Road, Hangzhou, China Postal code：310028
Tel：+86-571-88273162 Email：fitee@zju.edu.cn
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰