面向多媒体特定应用的剖析和标注相结合MPSoC性能评估方法

Huang Kai; Zhang Xiao-xu; Xiu Si-wen; Zheng Dan-dan; Yu Min; Ma De; Huang Kai; Chen Gang; Yan Xiao-lang

doi:10.1631/FITEE.1400239

Your Location：

Home >

Browse articles >

面向多媒体特定应用的剖析和标注相结合MPSoC性能评估方法

计算机与自动化 | Updated：2022-06-06

- 面向多媒体特定应用的剖析和标注相结合MPSoC性能评估方法
- Profiling and annotation combined method for multimedia application specific MPSoC performance estimation*
- 信息与电子工程前沿（英文） 2015年16卷第2期页码：135-151
- Affiliations：
  
  1.Institute of VLSI Design, Zhejiang University, Hangzhou, China
  2.College of Optical and Electronic Technology, China Jiliang University, Hangzhou 310018, China
  3.Microelectronics CAD Center, MOE Key Lab of RF Circuits and Systems, Hangzhou Dianzi University, Hangzhou 310018, China
  4.Department of Informatics VI, Technical University Munich, Garching 85748, Germany
- Author bio：
  
  †E-mail:huangk@vlsi.zju.edu.cnxiusw@vlsi.zju.edu.cn
  ‡Corresponding Author
- Funds：
  
  *Project supported by the National Natural Science Foundation of China (No. 6110074), the National Science and Technology Major Project of China (No. 2012ZX01039-004), and the Fundamental Research Funds for the Central Universities, China
- DOI：10.1631/FITEE.1400239
  中图分类号：
- 收稿：2014-07-05，
  
  修回：2014-12-30，
  
  录用：2014-10-22，
  
  纸质出版：2015-02
- Accepted：
Scan QR Code
面向多媒体特定应用的剖析和标注相结合MPSoC性能评估方法[J]. 信息与电子工程前沿（英文）, 2015,16(2):135-151.

Huang Kai, Zhang Xiao-xu, Xiu Si-wen, et al. Profiling and annotation combined method for multimedia application specific MPSoC performance estimation*[J]. Frontiers of Information Technology & Electronic Engineering, 2015, 16(2): 135-151.
面向多媒体特定应用的剖析和标注相结合MPSoC性能评估方法[J]. 信息与电子工程前沿（英文）, 2015,16(2):135-151. DOI： 10.1631/FITEE.1400239.

Huang Kai, Zhang Xiao-xu, Xiu Si-wen, et al. Profiling and annotation combined method for multimedia application specific MPSoC performance estimation*[J]. Frontiers of Information Technology & Electronic Engineering, 2015, 16(2): 135-151. DOI： 10.1631/FITEE.1400239.

摘要

目的

性能估计已成为异构MPSoC设计中一个非常重要且具有挑战性的任务。在设计早期进行准确快速估计性能对于设计空间探索十分必要。本文采用GCC剖析技术和代码标注技术，结合MPSoC分层抽象概念，探讨逐层次完善的性能评估技术在MPSoC体系结构探索中的应用。

创新

为面向多媒体应用的MPSoC性能估计提出一个从VA层到TA层的剖析和标注相结合流程，使性能估计可以被有效逐层完善。

方法

基于GNU gcov工具，在本机模拟过程中剖析给定应用程序代码执行的统计信息，并且支持实时性能分析，快速、准确估计VA模型的计算负载。基于VA模型得到的计算负载性能的结果标注，利用TA模型的SystemC时序精确级仿真得到通信延时结果，使TA模型性能估计更高效，完善整个MPSoC性能估计。

结论

研究一个剖析和标注技术相结合的MPSoC性能评估方法和流程。在VA层得到准确计算负载性能并标注给TA层；在TA层利用基于标注的仿真方法完善通信延时，使得性能估计更高效。通过M-JPEG和MEPG2两个典型视频多媒体应用实验，展示本文方法的高效、快速与准确。

Abstract

Accurate and fast performance estimation is necessary to drive design space exploration and thus support important design decisions. Current techniques are either time consuming or not accurate enough. In this paper

we solve these problems by presenting a hybrid method for multimedia multiprocessor system-on-chip (MPSoC) performance estimation. A general coverage analysis tool GNU gcov is employed to profile the execution statistics during the native simulation. To tackle the complexity and keep the analysis and simulation manageable

the orthogonalization of communication and computation parts is adopted. The estimation result of the computation part is annotated to a transaction accurate model for further analysis

by which a gradual refinement of MPSoC performance estimation is supported. The implementation and its experimental results prove the feasibility and efficiency of the proposed method.

关键词

Keywords

references

ARM AMBA Axi Protocol Specification v1.0 , 2003 .

L Benini , D Bertozzi , A Bogliolo , 等 . MPARM: exploring the multi-processor SoC design space with SystemC . J VLSI Signal Process Syst Signal Image Video Technol , 2005 . 41 ( 2 ): 169 - 182 . DOI: 10.1007/s11265-005-6648-1 http://doi.org/10.1007/s11265-005-6648-1 .

WO Cesário , G Nicolescu , L Gauthier , 等 . Colif: a design representation for application-specific multiprocessor SoCs . IEEE Des Test Comput , 2001 . 18 ( 5 ): 8 - 20 . DOI: 10.1109/54.953268 http://doi.org/10.1109/54.953268 .

C-SKY Microsystems Ck803 Introduction . 2013 . Available from http://www.c-sky.com http://www.c-sky.com .

SJ Filho , A Aguiar , CA Marcon , 等 . Highlevel estimation of execution time and energy consumption for fast homogeneous MPSoCs prototyping . 2008 . 19th IEEE/IFIP Int. Symp. on Rapid System Prototyping . 27 - 33 . DOI: 10.1109/RSP.2008.25 http://doi.org/10.1109/RSP.2008.25 .

F Fummi , S Martini , G Perbellini , 等 . Native ISS-SystemC integration for the co-simulation of multi-processor SoC . 2004 . Proc. Design, Automation and Test in Europe Conf. and Exhibition . 564 - 569 . DOI: 10.1109/DATE.2004.1268905 http://doi.org/10.1109/DATE.2004.1268905 .

L Gao , K Karuri , S Kraemer , 等 . Multiprocessor performance estimation using hybrid simulation . 2008 . Proc. 45th Annual Design Automation Conf. . 325 - 330 . DOI: 10.1145/1391469.1391552 http://doi.org/10.1145/1391469.1391552 .

P Gerin , X Guerin , F Pétrot . Efficient implementation of native software simulation for MPSoC . 2008 . Proc. Design, Automation and Test in Europe . 676 - 681 . DOI: 10.1109/DATE.2008.4484756 http://doi.org/10.1109/DATE.2008.4484756 .

P Gerin , MM Hamayun , F Pétrot . Native MPSoC co-simulation environment for software performance estimation . 2009 . Proc. 7th IEEE/ACM Int. Conf. on Hardware/Software Codesign and System Synthesis . 403 - 412 . DOI: 10.1145/1629435.1629490 http://doi.org/10.1145/1629435.1629490 .

GNU gcov—a Test Coverage Program . 2013 . Available from http://gcc.gnu.org/onlinedocs/gcc/Gcov.html http://gcc.gnu.org/onlinedocs/gcc/Gcov.html .

SI Han , A Baghdadi , M Bonaciu , 等 . An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory . 2004 . Proc. 41st Annual Design Automation Conf. . 250 - 255 . DOI: 10.1145/996566.996636 http://doi.org/10.1145/996566.996636 .

SI Han , SI Chae , AA Jarraya . Functional modeling techniques for efficient SW code generation of video codec applications . 2006 . Proc. Asia and South Pacific Design Automation Conf. . 935 - 940 . DOI: 10.1109/ASPDAC.2006.1594806 http://doi.org/10.1109/ASPDAC.2006.1594806 .

SI Han , SI Chae , L Brisolara , 等 . Simulinkbased heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation . Integr VLSI J , 2009 . 42 ( 2 ): 227 - 245 . DOI: 10.1016/j.vlsi.2008.08.003 http://doi.org/10.1016/j.vlsi.2008.08.003 .

R Henia , A Hamann , M Jersak , 等 . System level performance analysis—the SymTA/S approach . IEE Proc-Comput Dig Tech , 2005 . 152 ( 2 ): 148 - 166 . DOI: 10.1049/ip-cdt:20045088 http://doi.org/10.1049/ip-cdt:20045088 .

K Huang , SI Han , K Popovici , 等 . Simulinkbased MPSoC design flow: case study of Motion-JPEG and H.264 . 2007 . Proc. 44th Annual Conf. on Design Automation . 39 - 42 . DOI: 10.1145/1278480.1278491 http://doi.org/10.1145/1278480.1278491 .

K Huang , XL Yan , SI Han , 等 . Gradual refinement for application-specific MPSoC design from Simulink model to RTL implementation . J Zhejiang Univ-Sci A , 2009 . 10 ( 2 ): 151 - 164 . DOI: 10.1631/jzus.A0820085 http://doi.org/10.1631/jzus.A0820085 .

K Huang , W Haid , I Bacivarov , 等 . Embedding formal performance analysis into the design cycle of MPSoCs for real-time streaming applications . ACM Trans Embed Comput Syst , 2012 . 11 ( 1 ): Article 8 DOI: 10.1145/2146417.2146425 http://doi.org/10.1145/2146417.2146425 .

A Jerraya , W Wolf . Multiprocessor Systems-on-Chips , 2004 . Elsevier , .

AA Jerraya , A Bouchhima , F Petrot . Programming models and HW-SW interfaces abstraction for multi-processor SoC . 2006 . 43rd ACM/IEEE Design Automation Conf. . 280 - 285 . DOI: 10.1109/DAC.2006.229246 http://doi.org/10.1109/DAC.2006.229246 .

K Karuri , MA Al Faruque , S Kraemer , 等 . Fine-grained application source code profiling for ASIP design . 2005 . Proc. 42nd Design Automation Conf. . 329 - 334 . DOI: 10.1109/DAC.2005.193827 http://doi.org/10.1109/DAC.2005.193827 .

K Keutzer , AR Newton , JM Rabaey , 等 . System-level design: orthogonalization of concerns and platform-based design . IEEE Trans Comput-Aided Des Integr Circ Syst , 2000 . 19 ( 12 ): 1523 - 1543 . DOI: 10.1109/43.898830 http://doi.org/10.1109/43.898830 .

B Kienhuis , E Deprettere , K Vissers , 等 . An approach for quantitative analysis of application-specific dataflow architectures . 1997 . Proc. IEEE Int. Conf. on Application-Specific Systems, Architectures and Processors . 338 - 349 . DOI: 10.1109/ASAP.1997.606839 http://doi.org/10.1109/ASAP.1997.606839 .

CM Kirchsteiger , H Schweitzer , C Trummer , 等 . A software performance simulation methodology for rapid system architecture exploration . 2008 . 15th IEEE Int. Conf. on Electronics, Circuits and Systems . 494 - 497 . DOI: 10.1109/ICECS.2008.4674898 http://doi.org/10.1109/ICECS.2008.4674898 .

G Madl , N Dutt , S Abdelwahed . Performance estimation of distributed real-time embedded systems by discrete event simulations . 2007 . Proc. 7th ACM & IEEE Int. Conf. on Embedded Software . 183 - 192 . DOI: 10.1145/1289927.1289958 http://doi.org/10.1145/1289927.1289958 .

M Oyamada , FR Wagner , M Bonaciu , 等 . Software performance estimation in MPSoC design . 2007 . Proc. Asia and South Pacific Design Automation Conf. . 38 - 43 . DOI: 10.1109/ASPDAC.2007.357789 http://doi.org/10.1109/ASPDAC.2007.357789 .

M Oyamada , F Zschornack , F Wagner . Applying neural networks to performance estimation of embedded software . J Syst Archit , 2008 . 54 ( 1-2 ): 224 - 240 . DOI: 10.1016/j.sysarc.2007.06.005 http://doi.org/10.1016/j.sysarc.2007.06.005 .

R Patel , A Rajawat . A survey of embedded software profiling methodologies . Int J Embed Syst Appl , 2011 . 1 ( 2 ): 19 - 40 . DOI: 10.5121/ijesa.2011.1203 http://doi.org/10.5121/ijesa.2011.1203 .

R Piscitelli , AD Pimentel . Interleaving methods for hybrid system-level MPSoC design space exploration . 2012 . Int. Conf. on Embedded Computer Systems . 7 - 14 . DOI: 10.1109/SAMOS.2012.6404152 http://doi.org/10.1109/SAMOS.2012.6404152 .

H Posadas , F Herrera , P Sanchez , 等 . Systemlevel performance analysis in SystemC . Proc. Design, Automation and Test in Europe Conf. and Exhibition , 2004 . 1 378 - 383 . DOI: 10.1109/DATE.2004.1268876 http://doi.org/10.1109/DATE.2004.1268876 .

K Richter , M Jersak , R Ernst . A formal approach to MPSoC performance verification . Computer , 2003 . 36 ( 4 ): 60 - 67 . DOI: 10.1109/MC.2003.1193230 http://doi.org/10.1109/MC.2003.1193230 .

J Schnerr , O Bringmann , A Viehl , 等 . Highperformance timing simulation of embedded software . 2008 . Proc. 45th Annual Design Automation Conf. . 290 - 295 . DOI: 10.1145/1391469.1391543 http://doi.org/10.1145/1391469.1391543 .

H Shen , M Hamayun , F Petrot . Native simulation of MPSoC using hardware-assisted virtualization . IEEE Trans Comput-Aided Des Integr Circ Syst , 2012 . 31 ( 7 ): 1074 - 1087 . DOI: 10.1109/TCAD.2012.2187526 http://doi.org/10.1109/TCAD.2012.2187526 .

E Wandeler , L Thiele , M Verhoef , 等 . System architecture evaluation using modular performance analysis: a case study . Int J Softw Tools Technol Transfer , 2006 . 8 ( 6 ): 649 - 667 . DOI: 10.1007/s10009-006-0019-5 http://doi.org/10.1007/s10009-006-0019-5 .

R Wilhelm , J Engblom , A Ermedahl , 等 . The worst-case execution-time problem—overview of methods and survey of tools . ACM Trans Embed Comput Syst , 2008 . 7 ( 3 ): 36 DOI: 10.1145/1347375.1347389 http://doi.org/10.1145/1347375.1347389 .

H Yang , S Kim , S Ha . An MILP-based performance analysis technique for non-preemptive multitasking MPSoC . IEEE Trans Comput-Aided Des Integr Circ Syst , 2010 . 29 ( 10 ): 1600 - 1613 . DOI: 10.1109/TCAD.2010.2061552 http://doi.org/10.1109/TCAD.2010.2061552 .

浏览量

Downloads

CSCD

文章被引用时，请邮件提醒。

Submit

工具集

关联资源

暂无数据