Your Location:
Home >
Browse articles >
结合选择性和数字湿法腐蚀的InAlAs/InGaAs InP基HEMTs两步栅槽腐蚀工艺
常规文章 | Updated:2022-05-19
    • 结合选择性和数字湿法腐蚀的InAlAs/InGaAs InP基HEMTs两步栅槽腐蚀工艺

    • Two-step gate-recess process combining selective wet-etching and digital wet-etching for InAlAs/InGaAs InP-based HEMTs

    • 信息与电子工程前沿(英文)   2017年18卷第8期 页码:1180-1185
    • DOI:10.1631/FITEE.1601121    

      中图分类号: TN385
    • 收稿:2016-02-25,

      修回:2017-;8-;6,

      纸质出版:2017-08

    Scan QR Code

  • 钟英辉, 孙树祥, 王文斌, 等. 结合选择性和数字湿法腐蚀的InAlAs/InGaAs InP基HEMTs两步栅槽腐蚀工艺[J]. 信息与电子工程前沿(英文), 2017,18(8):1180-1185. DOI: 10.1631/FITEE.1601121.

    Ying-hui ZHONG, Shu-xiang SUN, Wen-bin WONG, et al. Two-step gate-recess process combining selective wet-etching and digital wet-etching for InAlAs/InGaAs InP-based HEMTs[J]. Frontiers of Information Technology & Electronic Engineering, 2017, 18(8): 1180-1185. DOI: 10.1631/FITEE.1601121.

  •  
  •  
icon
The trial reading is over, you can activate your VIP account to continue reading.
Deactivate >
icon
The trial reading is over. You can log in to your account, go to the personal center, purchase VIP membership, and read the full text.
Already a VIP member?
Log in >

0

浏览量

39

Downloads

3

CSCD

>
文章被引用时,请邮件提醒。
Submit
工具集
下载
参考文献导出
分享
收藏
添加至我的专辑

相关文章

暂无数据

相关作者

暂无数据

相关机构

暂无数据
0