基于Feistel动态网络映射的非易失存储内存安全增强方法

黄方亭; 冯丹; 夏文; 周文; 张宇成; 付忞; 江春涛; 周玉坤

doi:10.1631/FITEE.1601652

Your Location：

Home >

Browse articles >

基于Feistel动态网络映射的非易失存储内存安全增强方法

常规文章 | Updated：2022-05-19

- 基于Feistel动态网络映射的非易失存储内存安全增强方法
- Enhancing security of NVM-based main memory with dynamic Feistel network mapping
- 信息与电子工程前沿（英文） 2018年19卷第7期页码：847-863
- Affiliations：
  
  Wuhan National Laboratory for Optoelectronics, Wuhan 430074, China
  MOE Key Laboratory of Information Storage System, Wuhan 430074, China
  School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China
- Author bio：
  
  Dan FENG, dfeng@hust.edu.cn
- Funds：
  
  Project supported by the National High-Tech R & D Program (863) of China (Nos. 2015AA015301 and 2015AA016701), the National Natural Science Foundation of China (Nos. 61303046, 61472153, 61502190, and 61232004), the State Key Laboratory of Computer Architecture (No. CARCH201505), the Wuhan Applied Basic Research Project, China (No. 2015010101010004), and the Engineering Research Center of Data Storage Systems and Technology, Ministry of Education, China
- DOI：10.1631/FITEE.1601652
  中图分类号： TP309;TP333
- 收稿：2016-11-23，
  
  修回：2018-;7-;8，
  
  纸质出版：2018-07
- Accepted：
Scan QR Code
黄方亭, 冯丹, 夏文, 等. 基于Feistel动态网络映射的非易失存储内存安全增强方法[J]. 信息与电子工程前沿（英文）, 2018,19(7):847-863.

Fang-ting HUANG, Dan FENG, Wen XIA, et al. Enhancing security of NVM-based main memory with dynamic Feistel network mapping[J]. Frontiers of Information Technology & Electronic Engineering, 2018, 19(7): 847-863.
黄方亭, 冯丹, 夏文, 等. 基于Feistel动态网络映射的非易失存储内存安全增强方法[J]. 信息与电子工程前沿（英文）, 2018,19(7):847-863. DOI： 10.1631/FITEE.1601652.

Fang-ting HUANG, Dan FENG, Wen XIA, et al. Enhancing security of NVM-based main memory with dynamic Feistel network mapping[J]. Frontiers of Information Technology & Electronic Engineering, 2018, 19(7): 847-863. DOI： 10.1631/FITEE.1601652.

摘要

作为构建未来主存系统的替代方案，新兴的非易失性存储器NVM（non-volatile memory）技术可用高能效和低开销方式提高内存容量。然而，非易失存储器有限的耐久性导致其面临安全威胁：若恶意攻击者持续对一小部分物理行进行写操作，整个系统会很快失效。为解决该问题，提出几个磨损均衡方案，以安全感知的方式将写负载均匀分布到整个内存空间。提出一种基于重映射时间差异信息泄露的时间探测攻击RTA（remapping timing attack）。分析和实验结果表明，RTA可攻击3种最新磨损均衡方案（例如，基于区域的start-gap、安全刷新和多路磨损均衡），使它们在很短时间内失效（例如，几天甚至几分钟）。为抵抗该攻击，提出一种新的磨损均衡方案，即基于安全区域的start-gap（security RBSG）。该方案采用动态Feistel网络的两级策略，利用可调节安全保障增强简单的start-gap。理论分析和评估结果表明，提出的安全RBSG方案不仅可以抵抗传统攻击，也可以很好地抵抗RTA。

Abstract

As promising alternatives in building future main memory systems

emerging non-volatile memory (NVM) technologies can increase memory capacity in a cost-effective and power-efficient way. However

NVM is facing security threats due to its limited write endurance: a malicious adversary can wear out the cells and cause the NVM system to fail quickly. To address this issue

several wear-leveling schemes have been proposed to evenly distribute write traffic in a security-aware manner. In this study

we present a new type of timing attack

remapping timing attack (RTA)

based on information leakage from the remapping latency difference in NVM. Our analysis and experimental results show that RTA can cause three of the latest wear-leveling schemes (i.e.

region-based start-gap

security refresh

and multi-way wear leveling) to lose their effectiveness in several days (even minutes)

causing failure of NVM. To defend against such an attack

we further propose a novel wear-leveling scheme called the 'security region-based start-gap (security RBSG)'

which is a two-stage strategy using a dynamic Feistel network to enhance the simple start-gap wear leveling with level-adjustable security assurance. The theoretical analysis and evaluation results show that the proposed security RBSG not only performs well when facing traditional malicious attacks

but also better defends against RTA.

关键词

Keywords

references

N Binkert , , , B Beckmann , , , G Black , , , 等 . . The gem5 simulator . . ACM SIGARCH Comput Archit News , , 2011 . . 39 ( ( 2 ): ): 1 - - 7 . . DOI: 10.1145/2024716.2024718 http://doi.org/10.1145/2024716.2024718 . .

R Bishnoi , , , M Ebrahimi , , , F Oboril , , , 等 . . Asynchronous asymmetrical write termination (AAWT) for a low power STT-MRAM . . Design, Automation & Test in Europe Conf & Exhibition , , 2014 . . p.1 - - 6 . . DOI: 10.7873/DATE.2014.193 http://doi.org/10.7873/DATE.2014.193 . .

S Cho , , , H Lee . . Flip- N -write: a simple deterministic technique to improve PRAM write performance, energy and endurance . . Proc 42 nd Annual IEEE/ACM Int Symp on Microarchitecture , , 2009 . . p.347 - - 357 . . DOI: 10.1145/1669112.1669157 http://doi.org/10.1145/1669112.1669157 . .

H Chung , , , BH Jeong , , , BJ Min , , , 等 . . A 58nm 1.8V 1Gb PRAM with 6.4MB/s program BW . . IEEE Int SolidState Circuits Conf , , 2011 . . p.500 - - 502 . . DOI: 10.1109/ISSCC.2011.5746415 http://doi.org/10.1109/ISSCC.2011.5746415 . .

RF Freitas , , , WW Wilcke . . Storage-class memory: the next storage system technology . . IBM J Res Dev , , 2008 . . 52 ( ( 4-5 ): ): 439 - - 447 . . DOI: 10.1147/rd.524.0439 http://doi.org/10.1147/rd.524.0439 . .

E Gal , , , S Toledo . . Algorithms and data structures for flash memories . . ACM Comput Surv , , 2005 . . 37 ( ( 2 ): ): 138 - - 163 . . DOI: 10.1145/1089733.1089735 http://doi.org/10.1145/1089733.1089735 . .

D Gove . . CPU2006 working set size . . ACM SIGARCH Comput Archit News , , 2007 . . 35 ( ( 1 ): ): 90 - - 96 . . DOI: 10.1145/1241601.1241619 http://doi.org/10.1145/1241601.1241619 . .

Y Huai . . Spin-transfer torque MRAM (STT-MRAM): challenges and prospects . . AAPPS Bull , , 2008 . . 18 ( ( 6 ): ): 33 - - 40 . . . .

F Huang , , , D Feng , , , W Xia , , , 等 . . Security RBSG: protecting phase change memory with security-level adjustable dynamic mapping . . IEEE Int Parallel and Distributed Processing Symp , , 2016 . . p.1081 - - 1090 . . DOI: 10.1109/IPDPS.2016.22 http://doi.org/10.1109/IPDPS.2016.22 . .

YB Kim , , , SR Lee , , , D Lee , , , 等 . . Bi-layered RRAM with unlimited endurance and extremely uniform switching . . Symp on VLSI Technology , , 2011 . . p.52 - - 53 . . . .

Z Li , , , F Wang , , , Y Hua , , , 等 . . Exploiting more parallelism from write operations on PCM . . Design, Automation & Test in Europe Conf & Exhibition , , 2016 . . p.768 - - 773 . . DOI: 10.3850/9783981537079_0099 http://doi.org/10.3850/9783981537079_0099 . .

AA Liddicoat , , , MJ Flynn . . Parallel square and cube computations . . Conf Record of the 34 th Asilomar Conf on Signals, Systems and Computers , , 2000 . . p.1325 - - 1329 . . DOI: 10.1109/ACSSC.2000.911207 http://doi.org/10.1109/ACSSC.2000.911207 . .

AJ Menezes , , , PC van Oorschot , , , SA Vanstone . . Handbook of Applied Cryptography . . CRC Press, Boca Raton, USA , , 1996 . . p.683 . .

Inc. Micron . . Micron 128Mb P8P Parallel PCM Data Sheet , , 2011 . . .

S Mittal , , , JS Vetter . . A survey of software techniques for using non-volatile memories for storage and main memory systems . . IEEE Trans Parall Distr Syst , , 2016 . . 27 ( ( 5 ): ): 1537 - - 1550 . . DOI: 10.1109/TPDS.2015.2442980 http://doi.org/10.1109/TPDS.2015.2442980 . .

S Mittal , , , JS Vetter , , , D Li . . A survey of architectural approaches for managing embedded dram and non-volatile on-chip caches . . IEEE Trans Parall Distr Syst , , 2015 . . 26 ( ( 6 ): ): 1524 - - 1537 . . DOI: 10.1109/TPDS.2014.2324563 http://doi.org/10.1109/TPDS.2014.2324563 . .

PM Palangappa , , , K Mohanram . . CompEx: compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM . . IEEE Int Symp on High Performance Computer Architecture , , 2016 . . p.90 - - 101 . . DOI: 10.1109/HPCA.2016.7446056 http://doi.org/10.1109/HPCA.2016.7446056 . .

MK Qureshi , , , J Karidis , , , M Franceschini , , , 等 . . Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling . . Proc 42 nd Annual IEEE/ACM Int Symp on Microarchitecture , , 2009 . . p.14 - - 23 . . DOI: 10.1145/1669112.1669117 http://doi.org/10.1145/1669112.1669117 . .

MK Qureshi , , , A Seznec , , , LA Lastras , , , 等 . . Practical and secure PCM systems by online detection of malicious write streams . . IEEE 17 th Int Symp on High Performance Computer Architecture , , 2011 . . p.478 - - 489 . . DOI: 10.1109/HPCA.2011.5749753 http://doi.org/10.1109/HPCA.2011.5749753 . .

MK Qureshi , , , MM Franceschini , , , A Jagmohan , , , 等 . . PreSET: improving performance of phase change memories by exploiting asymmetry in write times . . ACM SIGARCH Comput Archit News , , 2012 . . 40 ( ( 3 ): ): 380 - - 391 . . DOI: 10.1145/2366231.2337203 http://doi.org/10.1145/2366231.2337203 . .

A Seznec . . Towards Phase Change Memory as a Secure Main Memory . . Technical Report, No. RR-7088, INRIA, Campus Universitaire de Beaulieu, Rennes , , 2009 . . .

NH Woo , , , DH Seongand , , , HS Lee . . Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping . . ACM SIGARCH Comput Archit News , , 2010 . . 38 ( ( 3 ): ): 383 - - 394 . . DOI: 10.1145/1816038.1816014 http://doi.org/10.1145/1816038.1816014 . .

BD Yang , , , JE Lee , , , JS Kim , , , 等 . . A low power phasechange random access memory using a data-comparison write scheme . . IEEE Int Symp on Circuits and Systems , , 2007 . . p.3014 - - 3017 . . DOI: 10.1109/ISCAS.2007.377981 http://doi.org/10.1109/ISCAS.2007.377981 . .

H Yu , , , Y Du . . Increasing endurance and security of phase-change memory with multi-way wear-leveling . . IEEE Trans Comput , , 2014 . . 63 ( ( 5 ): ): 1157 - - 1168 . . DOI: 10.1109/TC.2012.292 http://doi.org/10.1109/TC.2012.292 . .

J Yun , , , S Lee , , , S Yoo . . Bloom filter-based dynamic wear leveling for phase-change RAM . . Design, Automation & Test in Europe Conf & Exhibition , , 2012 . . p.1513 - - 1518 . . DOI: 10.1109/DATE.2012.6176713 http://doi.org/10.1109/DATE.2012.6176713 . .

P Zhou , , , B Zhao , , , J Yang , , , 等 . . A durable and energy efficient main memory using phase change memory technology . . ACM SIGARCH Comput Archit News , , 2009 . . p.14 - - 23 . . DOI: 10.1145/1555815.1555759 http://doi.org/10.1145/1555815.1555759 . .

浏览量

Downloads

CSCD

文章被引用时，请邮件提醒。

Submit

工具集

关联资源

暂无数据