Your Location:
Home >
Browse articles >
用于设计量子点元胞自动机算术电路的可扩展 1 位全加器
常规文章 | Updated:2022-09-08
    • 用于设计量子点元胞自动机算术电路的可扩展 1 位全加器

    • Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits

    • 信息与电子工程前沿(英文版)   2022年23卷第8期 页码:1264-1276
    • DOI:10.1631/FITEE.2100287    

      中图分类号: TN79
    • 收稿:2021-06-17,

      修回:2021-09-30,

      纸质出版:2022-08-23

    Scan QR Code

  • Hamideh KHAJEHNASIR-JAHROMI, Pooya TORKZADEH, Massoud DOUSTI. 用于设计量子点元胞自动机算术电路的可扩展 1 位全加器[J]. 信息与电子工程前沿(英文版), 2022,23(8):1264-1276. DOI: 10.1631/FITEE.2100287.

    Hamideh KHAJEHNASIR-JAHROMI, Pooya TORKZADEH, Massoud DOUSTI. Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits[J]. Frontiers of Information Technology & Electronic Engineering, 2022, 23(8): 1264-1276. DOI: 10.1631/FITEE.2100287.

  •  
  •  
icon
The trial reading is over, you can activate your VIP account to continue reading.
Deactivate >
icon
The trial reading is over. You can log in to your account, go to the personal center, purchase VIP membership, and read the full text.
Already a VIP member?
Log in >

0

浏览量

103

Downloads

0

CSCD

>
文章被引用时,请邮件提醒。
Submit
工具集
下载
参考文献导出
分享
收藏
添加至我的专辑

相关文章

An efficient counter-based Wallace-tree multiplier with a hybrid full adder core for image blending#

相关作者

Ayoub SADEGHI
Nabiollah SHIRI
Mahmood RAFIEE
Mahsa TAHGHIGH

相关机构

伊斯兰阿扎德大学设拉子分校电气工程系
0