应用于硅基毫米波锁相环频率综合器的37GHz宽带可编程N模分频器

Ting GUO; Zhi-qun LI; Qin LI; Zhi-gong WANG

doi:10.1631/jzus.C1400091

Your Location：

Home >

Browse articles >

应用于硅基毫米波锁相环频率综合器的37GHz宽带可编程N模分频器

电子工程 | Updated：2022-05-19

- 应用于硅基毫米波锁相环频率综合器的37GHz宽带可编程N模分频器
- A 37 GHz wide-band programmable divide-by-N frequency divider for millimeter-wave silicon-based phase-locked loop frequency synthesizers
- 信息与电子工程前沿（英文） 2014年15卷第12期页码：1200-1210
- Affiliations：
  
  1.School of Integrated Circuits, Southeast University, Nanjing 210096, China
  2.Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, China
- Author bio：
  
  [ "Ting GUO, E-mail: guotingseu@gmail.com" ]
  Zhi-qun LI, E-mail: zhiqunli@seu.edu.cn
- Funds：
  
  Project supported by the National Basic Research Program of China (No. 2010CB327404) and the National Natural Science Foundation of China (No. 60901012)
- DOI：10.1631/jzus.C1400091
  中图分类号： TN43
- 收稿：2014-03-14，
  
  修回：2014-11-;6，
  
  纸质出版：2014-12
- Accepted：
Scan QR Code
应用于硅基毫米波锁相环频率综合器的37GHz宽带可编程N模分频器[J]. 信息与电子工程前沿（英文）, 2014,15(12):1200-1210.

Ting GUO, Zhi-qun LI, Qin LI, et al. A 37 GHz wide-band programmable divide-by-N frequency divider for millimeter-wave silicon-based phase-locked loop frequency synthesizers[J]. Frontiers of Information Technology & Electronic Engineering, 2014, 15(12): 1200-1210.
应用于硅基毫米波锁相环频率综合器的37GHz宽带可编程N模分频器[J]. 信息与电子工程前沿（英文）, 2014,15(12):1200-1210. DOI： 10.1631/jzus.C1400091.

Ting GUO, Zhi-qun LI, Qin LI, et al. A 37 GHz wide-band programmable divide-by-N frequency divider for millimeter-wave silicon-based phase-locked loop frequency synthesizers[J]. Frontiers of Information Technology & Electronic Engineering, 2014, 15(12): 1200-1210. DOI： 10.1631/jzus.C1400091.

摘要

研究目的

基于硅基毫米波锁相环设计需求，设计模数连续可变的可编程毫米波分频器。

创新要点

本文的毫米波宽带可编程

模分频器采用改进的动态电流模式逻辑结构，包括第一级二分频器和基于吞咽脉冲计数器结构的第二级可编程分频器。实现了毫米波段分频器分频比的连续可调，同时保证了分频器的宽带特性、且功耗较低，该设计适用于毫米波锁相环频率综合器。

研究方法

首先，设计分析毫米波分频器的设计瓶颈，即第一级二分频器。该二分频器处于锁相环环路的最高工作频率处，设计最为复杂。本设计采用改进的动态电流模式逻辑结构，实现了2-40 GHz宽带二分频器（图4）。接着，介绍第二级可编程分频器设计中的核心模块8/9双模分频器（图5、6）。然后，介绍可编程分频器实现分频比连续可调的计数器部分，即吞咽脉冲计数器设计。最后，给出第一级二分频器和整个毫米波宽带可编程

模分频器的测试验证曲线。

重要结论

实现基于吞咽计数器的毫米波可编程分频器设计，从而实现毫米波分频器的分频比连续可调和毫米波锁相环频率的高精度调节。测试结果表明本文设计的第一级二分频器能够更好地应用于低功耗宽带可调（表1）的毫米波锁相环。

Abstract

A 37 GHz wide-band programmable divide-by-

frequency divider (FD) composed of a divide-by-2 divider (acting as the first stage) and a divider with a division ratio range of 273–330 (acting as the second stage) has been designed and fabricated using standard 90 nm CMOS technology. The second stage divider consists of a high-speed divide-by-8/9 dual-modulus prescaler

a pulse counter

and a swallow counter. Both the first stage divider (with high speed) and the divide-by-8/9 prescaler employ dynamic current-mode logic (DCML) structure to improve the operating performance. The first stage divider can work from 2 to 40 GHz and the whole divider covers a wide frequency range from 25 to 37 GHz. The input sensitivity is as low as -20 dBm at 32 GHz and the phase noise at 37 GHz is less than -130 dBc/Hz at an offset of 1 MHz. The whole chip dissipates 17.88 mW at a supply voltage of 1.2 V and occupies an area of only 730 μm ×475 μm.

关键词

Keywords

references

H.M. Cheema , , , R. Mahmoudi , , , A. van Roermund . . A 40-GHz phase-locked loop front-end for 60-GHz transceivers in 65nm CMOS . . IEEE Asia Pacific Conf. on Circuits and Systems , , 2010 . . p.967 - - 970 . . DOI: 10.1109/APCCAS.2010.5774963 http://doi.org/10.1109/APCCAS.2010.5774963 . .

H.K. Chen , , , T. Wang , , , S.S. Lu . . A millimeter-wave CMOS triple-band phase-locked loop with a multimode LC-based ILFD . . IEEE Trans. Microw. Theory Tech. , , 2011 . . 59 ( ( 5 ): ): 1327 - - 1338 . . DOI: 10.1109/TMTT.2011.2117434 http://doi.org/10.1109/TMTT.2011.2117434 . .

Y. Ding , , , K.O. Kenneth . . A 21 GHz 8-modulus prescaler and a 20-GHz phase-locked loop fabricated in 130-nm CMOS . . IEEE J. Solid-State Circ. , , 2007 . . 42 ( ( 6 ): ): 1240 - - 1249 . . DOI: 10.1109/JSSC.2007.897140 http://doi.org/10.1109/JSSC.2007.897140 . .

E. Eschenko , , , M.S. Candidate , , , K. Entesari . . A low noise 13 GHz power efficient 16/17 prescaler with rail to rail output amplitude . . Proc. 50th Midwest Symp. on Circuits and Systems , , 2007 . . p.427 - - 430 . . DOI: 10.1109/MWSCAS.2007.4488621 http://doi.org/10.1109/MWSCAS.2007.4488621 . .

X.L. Gai , , , S. Chartier , , , A. Trasser , , , 等 . . A 35 GHz dual-loop PLL with low phase noise and fast lock for millimeter wave applications . . IEEE MTT-S Int. Microwave Symp. Digest , , 2011 . . p.1 - - 4 . . DOI: 10.1109/MWSYM.2011.5972664 http://doi.org/10.1109/MWSYM.2011.5972664 . .

Z.Q. Gao , , , Y.X. Xu , , , P. Sun , , , 等 . . A programmable high-speed pulse swallow divide-by- N frequency divider for PLL frequency synthesizer . . Int. Conf. on Computer Application and System Modeling , , 2010 . . p.V6.315 - - V6.318 . . DOI: 10.1109/ICCASM.2010.5619385 http://doi.org/10.1109/ICCASM.2010.5619385 . .

T. Guo , , , Z.Q. Li , , , Q. Li , , , 等 . . A 7-27 GHz DSCL divide-by-2 frequency divider . . J. Semicond. , , 2012 . . 33 ( ( 10 ): ): 105006 DOI: 10.1088/1674-4926/33/10/105006 http://doi.org/10.1088/1674-4926/33/10/105006 . .

M.C. Hammad , , , R. Mahmoudi , , , P.T.M. van Zeijl , , , 等 . . A 40-GHz phase-locked loop for 60-GHz sliding-IF transceivers in 65nm CMOS . . IEEE Asian Solid State Circuits Conf , , 2010 . . p.1 - - 4 . . DOI: 10.1109/ASSCC.2010.5716588 http://doi.org/10.1109/ASSCC.2010.5716588 . .

T.S. Jau , , , W.B. Yang , , , Y.L. Lo . . A new dynamic floating input D flip-flop (DFIDFF) for high speed and ultra low voltage divided-by 4/5 prescaler . . Proc. 13th IEEE Int. Conf. on Electronics, Circuits and Systems , , 2006 . . p.902 - - 905 . . DOI: 10.1109/ICECS.2006.379935 http://doi.org/10.1109/ICECS.2006.379935 . .

T. Luo , , , Y. Chen . . A 0 . . 8-mW 55-GHz dual-injection-locked CMOS frequency divider. IEEE Trans. Microw. Theory Tech. , , 2008 . . 56 ( ( 3 ): ): 620 - - 625 . . DOI: 10.1109/TMTT.2008.916868 http://doi.org/10.1109/TMTT.2008.916868 . .

D. Murphy , , , Q.J. Gu , , , Y. Wu , , , 等 . . A low phase noise, wideband and compact CMOS PLL for use in a heterodyne 802 . . 15.3c transceiver. IEEE J. Solid-State Circ. , , 2011 . . 46 ( ( 7 ): ): 1606 - - 1617 . . DOI: 10.1109/JSSC.2011.2143950 http://doi.org/10.1109/JSSC.2011.2143950 . .

S. Pellerano , , , R. Mukhopadhyay , , , A. Ravi , , , 等 . . A 39.1-to-41.6GHz ΔΣ fractional- N frequency synthesizer in 90nm CMOS . . IEEE Int. Solid-State Circuits Conf., Digest of Technical Papers , , 2008 . . p.484 - - 630 . . DOI: 10.1109/ISSCC.2008.4523268 http://doi.org/10.1109/ISSCC.2008.4523268 . .

N. Reyes , , , P. Zorzi , , , C. Jarufe , , , 等 . . Construction of a heterodyne receiver for band 1 of ALMA . . Proc. 21st Int. Symp. on Space Terahertz Technology , , 2010 . . p.366 - - 367 . . . .

N.H. Sheng , , , R.L. Pierson , , , K.C. Wang , , , 等 . . A high-speed multimodulus HBT prescaler for frequency synthesizer applications . . IEEE J. Solid-State Circ. , , 1991 . . 26 ( ( 10 ): ): 1362 - - 1367 . . DOI: 10.1109/4.90086 http://doi.org/10.1109/4.90086 . .

M. Usama , , , T.A. Kwasniewski . . A 40-GHz frequency divider in 90-nm CMOS technology . . IEEE North-East Workshop on Circuits and Systems , , 2006 . . p.41 - - 43 . . DOI: 10.1109/NEWCAS.2006.250929 http://doi.org/10.1109/NEWCAS.2006.250929 . .

C.S. Vaucher , , , I. Ferencic , , , M. Locher , , , 等 . . A family of low-power truly modular programmable dividers in standard 0 . . 35-/spl mu/m CMOS technology. IEEE J. Solid-State Circ. , , 2000 . . 35 ( ( 7 ): ): 1039 - - 1045 . . DOI: 10.1109/4.848214 http://doi.org/10.1109/4.848214 . .

K.P. Wang , , , K.X. Ma , , , K.S. Yeo . . Low-power high-speed dual-modulus prescaler for Gb/s applications . . IEEE Asia Pacific Conf. on Circuits and System , , 2012 . . p.256 - - 259 . . DOI: 10.1109/APCCAS.2012.6419020 http://doi.org/10.1109/APCCAS.2012.6419020 . .

K.L.J. Wong , , , A. Rylyakov , , , C.K.K. Yang . . A broadband 44-GHz frequency divider in 90-nm CMOS . . IEEE Compound Semiconductor Integrated Circuit Symp. , , 2005 . . p.196 - - 199 . . DOI: 10.1109/CSICS.2005.1531809 http://doi.org/10.1109/CSICS.2005.1531809 . .

C.Y. Yang , , , G.K. Dehng , , , S.I. Liu . . High-speed divide-by-4/5 counter for a dual-modulus prescaler . . Electron. Lett. , , 1997 . . 33 ( ( 20 ): ): 1691 - - 1692 . . DOI: 10.1049/el:19971175 http://doi.org/10.1049/el:19971175 . .

浏览量

Downloads

CSCD

文章被引用时，请邮件提醒。

Submit

工具集

关联资源

A 9.8–30.1 GHz CMOS low-noise amplifier with a 3.2-dB noise figure using inductor- and transformer-based

$ \mathit{\boldsymbol{g_{\rm m}}} $

-boosting techniques

A 31-45.5 GHz injection-locked frequency divider in 90-nm CMOS technology